• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Mark Net Configuration

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 14818
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mark Net Configuration

TjaartOpperman
TjaartOpperman over 14 years ago
I'm getting some problems when using mark nets in VLE on IC614. When I highlight a net, all the layers in the layout gets highligted like there is some kind of short. It seems like the tool uses the layers defined under viaDefs( standardViaDefs (.. )) in the techfile to establish connectivity. I believe that the short is caused by a via definition that is used to connect the ACTIVE layer to the METAL1 layer. The ACTIVE layer is drawn over the gate of a MOS, causing the tool to interpret it as a short, when its actually electrically unconnected. So I've seen that its is possible to select Via Layers manually when using the Mark Net tool. I find this solution a bit tedious however, and I want to know if there are any alternatives?
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 14 years ago

    Mark Net in IC614 supports the idea of "Stop Layers" (you can specify that ACTIVE is stopped by POLY, so it will not follow connection under the gate of a transistor).

    This can be set up so that it is initialized automatically by creating a file called "stopLayers" in the appropriate place. Search in cdnshelp for stopLayers and it will explain how to do this.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Adrian Nistor
    Adrian Nistor over 14 years ago

     Hi,

    I think my question is related to the current subject;

    How can I "Select Via Layers for Mark Net" with different purposes ?

    The problem is that if I select for example "poly" as one layer ... it will propagate through list("poly" "drawing"), list("poly" "pin"), etc .. all possible "poly" cases, and I want only one of them.

     

    Best Regards,

    Adrian

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 14 years ago

    Adrian,

    There's an existing CCR  790864 asking for this in IC61X, as currently it is not possible. I would suggest you create a service request and ask for a duplicate CCR to be filed - which adds to the customers requesting this, which can help to increase the likelihood of this being done sooner rather than later (there was a lot of discussion on this CCR a few months ago though, working through some of the use model issues).

    Best Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Adrian Nistor
    Adrian Nistor over 14 years ago

     Thank you for your fast answer, I will do so.

    Best Regards

    Adrian

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information