• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Unable to generate Proper Layouts

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 14046
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unable to generate Proper Layouts

SHEKHARvnit
SHEKHARvnit over 10 years ago

Hi,

     Recently we upgraded to IC6.1.5-64b, in the older version of Cadence we were using UMC 180nm Pdk, after the upgrade we are not able to use this package effectively. When we generate Layout for UMC transistors from schematic , the Layout obtained does not follow design rules , such as placement of contact, size of contact, spacing between contacts, length of polysilicon,  width of Poly etc.  We are not able to debug this issue. I have attached the image of PMOS and NMOS layout for  reference.

Displaying pmos and nmos layout.png

 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago
    There's no picture attached, but to be honest, I think you're going to have to contact whoever provided you with the PDK, because presumably this is a PDK issue.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • SHEKHARvnit
    SHEKHARvnit over 10 years ago
    Thank you sir, here is the link to the picture i intended to attach https://drive.google.com/file/d/0BwbloDFEPKvuTG5VaTBhYUFDa01NNDVma25fSG92dVNwWWtr/view?usp=sharing
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago
    Thanks for the picture. This probably means that the pcell code is making some invalid assumption which has resulted in it working correctly in the past, but that assumption is no longer valid. I suspect it's highly likely that a newer version of the PDK is available which addresses this issue, so as I said, you need to contact the supplier of the PDK for a fixed version. It's undoubtedly going to need a fix to the PDK whatever happens.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • SHEKHARvnit
    SHEKHARvnit over 10 years ago
    Thanks Andrew, i have downloaded the UMC 180nm Files/PDK for cadenceIC6.1 (which contains DesignKits,Models,RuleFiles etc.).Im not able to figure out how to link these files to cadence? Can u help us in installing these PDK in Cadence. Any Link, PDF, Tutorial will be of great help.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago
    I have no access to this PDK, so can't help. Shouldn't you ask the PDK provider? Not all PDKs are structured the same, so it's best to request documentation from whoever provided the PDK (presumably UMC).
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Or you could contact customer support and then we could work through it through you via a remote session.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information