• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Vth0 definition in scs file

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14094
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Vth0 definition in scs file

BaaB
BaaB over 9 years ago

I am designing with library tsmcn65. I am having a problem understanding spectre circuit simulator  scs file. As you can see in the crn65gplus_2d5_lk_v1d0.scs or the image attached below, with a mosfet nch_na there are many Vth0 definitions.

So which one is used for normal simulation? How to choose or define it?
Are there some materials explaining about this?

Note from Moderator - Removed Image as it was sharing TSMC's IP which would have been in violation of your NDA with TSMC.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    I removed the screenshot because it was sharing TSMC's IP which I doubt you are authorised to do, and certainly we should not have it on a Cadence web site.

    The answer is that these are binned models - depending on the width and length of your transistors, they will fit into one of the bins formed by the wmin/wmax and lmin/lmax ranges in each of the numbered bins. Once it's determined that, it will use whichever model from that bin (and hence that vth0).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • BaaB
    BaaB over 9 years ago
    Thanks and sorry for the mistake. Does width and length are total width and length with number of fingers and multipliers or just of a single one? By the way, where can I find a detail talking about this?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    It's the w and l as specified in the netlist (so the finger width and length, not total). Essentially it's based on the channel w and l and the rest is handled by the normal multipliers for parallel devices.

    Run <MMSIMinstDir>/tools/bin/cdnshelp and search for "binning". You'll find a section in the Parameter Specification and Modeling Features section of the Virtuoso® Spectre® Circuit Simulator and Accelerated Parallel Simulator User Guide which covers how it works.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information