• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. ncverilog generate verilog netlist from schmatic

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15861
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncverilog generate verilog netlist from schmatic

chqian
chqian over 8 years ago

when I use ncverilog generate verilog netlist from schmatic, It does not generate the one that contained functional view.

verilogSimStopList =
'("verilog" "pld_verilog" "lai_verilog" "lmsi_verilog" "symbol" )

verilogSimViewList =
'("behavioral" "functional" "system" "verilog" "pld_verilog" "lai_verilog" "lmsi_verilog" "schematic" "symbol" )

simVerilogLibraryDirectory = ""

vlogifCompatibilityMode = "4.0"

 I do not why this happen.

Thanks.

Mike

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Duplicate of 

    chqian
    can not generate functional view using nc-verilog
    When I use cadence generate verilog model for top simulation open a schematic , open ade L, choose Launch ->Plugins->Simulation->NC-Verilog the schematic had sub cells which have 'shematic view' '…
    By chqian over 8 years ago in Cadence Technology Forums > Custom IC Design
    1 reply
    Latest by Andrew Beckett over 8 years ago
     

    Not sure why you asked twice (it's not likely to get answered more quickly by doing that!)

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Duplicate of 

    chqian
    can not generate functional view using nc-verilog
    When I use cadence generate verilog model for top simulation open a schematic , open ade L, choose Launch ->Plugins->Simulation->NC-Verilog the schematic had sub cells which have 'shematic view' '…
    By chqian over 8 years ago in Cadence Technology Forums > Custom IC Design
    1 reply
    Latest by Andrew Beckett over 8 years ago
     

    Not sure why you asked twice (it's not likely to get answered more quickly by doing that!)

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information