• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. SystemVerilog Outputs Incorrect Real Datatype Number Pr...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 129
  • Views 11103
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SystemVerilog Outputs Incorrect Real Datatype Number Precision

Nader Fathy
Nader Fathy over 3 years ago

Hello, 

I am using Virtuoso IC6.1.8-64b.500.23, Spectre 21.1.0.303.isr5, and Xcelium 21.09-s005 with AMS simulator. 

I have a simple SystemVerilog code as shown below to test output precision:

module test_blk1 (out1, out2 );
    output real out1, out2;
    assign out1 = 0.1;
    assign out2 = 0.0001;
endmodule

On simulating this with AMS simulator in a schematic view as shown below, the output of out1 is correct while out2 is zero!

Why is the "real - 64bit" precision not presented correctly in Virtuoso?

Any help is much appreciated.

Kindest Regards

Nader Fathy

  • Cancel
  • Nader Fathy
    Nader Fathy over 3 years ago

    If you find yourself here, here is the solution I found:

    After doing some reading, SV precision is controlled by the connect rules, there is a module called connect E2R #(.vdelta(`Vdelta), .vtol(`Vdelta_tol), .ttol(`Tr_delta)); the variable Vdelta is set by default to have 6-bits precision in the old connect rules provided by Cadence. You will find it defined as `define Vdelta `Vsup/64. Change this a suitable precision you need, in my case I needed 20-bits of precision to build a DAC so I set it to `define Vdelta `Vsup/1048576

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 3 years ago in reply to Nader Fathy

    This was covered in these two threads:

    •  RE: Accuracy / Resolution of real variable in SV - AMS simulation beeing limited to 6 bit ?!?!! 
    • The SNR of real signals are degrading in system Verilog model compare to analog signals

    They explain how to change the vdelta from the UI in ADE rather than needing to modify the connect rules (can also be done with an ie card in the command line flow), although of course you can also modify the connect rules.

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information