Custom IC Design

Latest Posts

Discussion

HOW TO CALCULATE CLOCK FREQUENCY OF VPWL VOLTAGE SOURCE

Category: Custom IC Design

By rijalomkar

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8593 views
Discussion

Ignoring instances in the layout during LVS (and/or DRC)

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 6457 views
Discussion

AMS simulation fails to generate netlist

Category: Custom IC Design

By Yongqi Hu

$usertype
•
updated over 3 years ago by Yongqi Hu

9 replies • 13797 views
Discussion

set minimum time step for saved data

Category: Custom IC Design

By Darrell L

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 11327 views
Discussion

Different nomenclature for node currents - origin, meaning and how to stick to one only

Category: Custom IC Design

By AncisMichele

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 5585 views
Discussion

How to influence Assembler Monte-Carlo execution regarding Tests in the presence of calcVal?

Category: Custom IC Design

By StephanWeber

$usertype
•
started over 3 years ago

0 replies • 8371 views
Discussion

How to customize ViVA picture export?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

2 replies • 8929 views
Discussion

visibility toggle feature for instances in layout

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

4 replies • 10297 views
Discussion

Assura isn't created 'run lvs' setting window

Category: Custom IC Design

By ehdwns48

$usertype
•
updated over 3 years ago by ehdwns48

3 replies • 1666 views
Discussion

Recent Files

Category: Custom IC Design

By RicardoGV1

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 8848 views
Discussion

Assembler: Measurement across sweep vs leaf values

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by MohNaj

2 replies • 9981 views
Discussion

Is it possible to hide instances?

Category: Custom IC Design

By Purbayan

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9574 views
Discussion

Filter in ADE output results table for "eval error" and further filtering

Category: Custom IC Design

By StephanWeber

$usertype
•
started over 3 years ago

0 replies • 1024 views
Discussion

VerilogA $abstime limitation to 2pi

Category: Custom IC Design

By Ajmal Hussian

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 11182 views
Discussion

While implementing SENT Rx Tx interface, the operating voltage is 5V in most of the paper for 0.18u technology, I am using 0.03u technology, kindly suggest the suitable voltage for this? cause if I am using high voltage MOS still not working?

Category: Custom IC Design

By CadenSr

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 865 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.