Custom IC Design

Latest Posts

Discussion

changing a instance of a block across multiples ade assembly schematics

Category: Custom IC Design

By Noca

$usertype
•
updated over 6 years ago by Noca

2 replies • 14426 views
Discussion

Diffstbprobe

Category: Custom IC Design

By DaleStubbs

$usertype
•
updated over 6 years ago by RFStuff

11 replies • 32403 views
Discussion

S and D shorted after Align/abut many transistors together in Layout

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

3 replies • 3167 views
Discussion

Pointer issue in Layout design

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 16107 views
Discussion

cdb to oa conversion

Category: Custom IC Design

By NaveenKrishna

$usertype
•
started over 6 years ago

0 replies • 14598 views
Discussion

Star RC Extraction Simulation

Category: Custom IC Design

By ARWAH

$usertype
•
updated over 6 years ago by ARWAH

2 replies • 17647 views
Discussion

ADE XL: selected instances ignored in statistical corners

Category: Custom IC Design

By dontpanic

$usertype
•
started over 6 years ago

0 replies • 13872 views
Discussion

PVS (SilTerra 130nm) not appearing in Cadence.

Category: Custom IC Design

By mohammadalizia

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 14831 views
Discussion

Spectre modeling of inner finger devices within big abutted row

Category: Custom IC Design

By DavidLou

$usertype
•
started over 6 years ago

0 replies • 13635 views
Discussion

XPS ms for help

Category: Custom IC Design

By larrywan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14105 views
Discussion

Installation procedure of cadence virtuoso + MMSIM + assura on centos

Category: Custom IC Design

By abdoboua

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 18899 views
Discussion

PSpice to Spectre "translator"

Category: Custom IC Design

By FFerreira

$usertype
•
updated over 6 years ago by FFerreira

2 replies • 1879 views
Discussion

Send dc match results to the outputs

Category: Custom IC Design

By unSkilled

$usertype
•
updated over 6 years ago by unSkilled

4 replies • 18560 views
Discussion

PVS rule file syntax check

Category: Custom IC Design

By Suryansh Singh

$usertype
•
updated over 6 years ago by Andrew Beckett

2 replies • 15629 views
Discussion

Where do I modify sheet resistance values for layout when running Assura LVS ?

Category: Custom IC Design

By spaceradlab

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 16184 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.