Custom IC Design

Latest Posts

Discussion

ADE L | post-layout simulation | input.scs error

Category: Custom IC Design

By Rbaca

$usertype
•
updated over 16 years ago by Quek

4 replies • 15459 views
Discussion

ADE-L asking for license when using "schematic menus"

Category: Custom IC Design

By tkhan

$usertype
•
updated over 16 years ago by tkhan

7 replies • 3068 views
Discussion

ultrasim partitioning error, can I decalre bias node as voltage regulator output?

Category: Custom IC Design

By huber

$usertype
•
updated over 16 years ago by Andre Baguenie

2 replies • 14909 views
Discussion

autosave option in 6.1.3 version

Category: Custom IC Design

By shushan

$usertype
•
updated over 16 years ago by chlascrew

7 replies • 17593 views
Discussion

spectre RF pss sweep error

Category: Custom IC Design

By kivvzhou

$usertype
•
updated over 16 years ago by Andrew Beckett

4 replies • 16339 views
Discussion

ASSURA LVS errors

Category: Custom IC Design

By Dennis Faber

$usertype
•
updated over 16 years ago by Quek

3 replies • 16114 views
Discussion

Operating region

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 16 years ago by Dennis Faber

4 replies • 78326 views
Discussion

extract specified layout net 5141 (Assura & pvs)

Category: Custom IC Design

By stuso

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 2048 views
Discussion

Ultrasim partitioning guidelines

Category: Custom IC Design

By paulaos

$usertype
•
started over 16 years ago

0 replies • 13971 views
Discussion

Plotting pole/zero results

Category: Custom IC Design

By Grover

$usertype
•
updated over 16 years ago by Andrew Beckett

7 replies • 9928 views
Discussion

Set Context / Calibre RVE?

Category: Custom IC Design

By PolygonSlinger

$usertype
•
updated over 16 years ago by kbhow

2 replies • 17932 views
Discussion

comparission of two GDS

Category: Custom IC Design

By sailesh

$usertype
•
updated over 16 years ago by stuso

5 replies • 20513 views
Discussion

Like to extract Some layout nets new layout (new Cell)

Category: Custom IC Design

By Satya

$usertype
•
updated over 16 years ago by Quek

6 replies • 16526 views
Discussion

Layer grouping in Techfile and acess it through Skill

Category: Custom IC Design

By Satya

$usertype
•
updated over 16 years ago by Andrew Beckett

3 replies • 15387 views
Discussion

vdd not sensed in post-layout simulation

Category: Custom IC Design

By Malolo

$usertype
•
updated over 16 years ago by Andrew Beckett

1 replies • 14993 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.