Custom IC Design

Latest Posts

Discussion

Missing Instances - inductor (lsps_otc)

Category: Custom IC Design

By Min Zee

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 3868 views
Discussion

Generate layout.oa for an older version of a layout (sync managed) and store it in an un-managed folder.

Category: Custom IC Design

By chaitdwivedi

$usertype
•
updated over 7 years ago by chaitdwivedi

4 replies • 15429 views
Discussion

Avoid/Blacklist model instance from PDK

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by Andrew Beckett

7 replies • 3819 views
Discussion

spectre oceaneval function documentation

Category: Custom IC Design

By StevenMikes

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 15345 views
Discussion

Monte Carlo dist=unif option

Category: Custom IC Design

By Michael H

$usertype
•
updated over 7 years ago by Michael H

4 replies • 1681 views
Discussion

How to plot frequency characteristic of capacitance?

Category: Custom IC Design

By kwsgk

$usertype
•
updated over 7 years ago by kwsgk

6 replies • 20533 views
Discussion

noisetype_off re-ignored

Category: Custom IC Design

By itos

$usertype
•
updated over 7 years ago by itos

2 replies • 13974 views
Discussion

question about the cdf parameters of the switch instance in analoglib

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15186 views
Discussion

Accessing parameters in an SOA (asserts) file from the Virtuoso environment

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 7 years ago by FormerMember

2 replies • 5162 views
Discussion

Manipulate and copy from parametric analysis plot

Category: Custom IC Design

By BaaB

$usertype
•
updated over 7 years ago by Dimitra Papazoglou

1 replies • 13888 views
Discussion

Load pull - Differential

Category: Custom IC Design

By LucaA

$usertype
•
updated over 7 years ago by Alex Tiler

2 replies • 4683 views
Discussion

layout XL extract cellviews in hierarchy?

Category: Custom IC Design

By yeh1

$usertype
•
started over 7 years ago

0 replies • 13968 views
Discussion

import spice net list created from calibre lvs tool

Category: Custom IC Design

By programzombie

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14841 views
Discussion

detecting process corner from within verilogA model

Category: Custom IC Design

By SoniaMK

$usertype
•
updated over 7 years ago by Saloni Chhabra

20 replies • 25304 views
Discussion

auCDL, question about ansCdlSubcktCall netlist procedure!

Category: Custom IC Design

By MedAn

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 16422 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.