Custom IC Design

Latest Posts

Discussion

strange error message in running adexl

Category: Custom IC Design

By Joe Black

$usertype
•
updated over 12 years ago by Andrew Beckett

8 replies • 20242 views
Discussion

vdbToRcx error

Category: Custom IC Design

By wighou

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14506 views
Discussion

Parameter Measurements

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14446 views
Discussion

functional error

Category: Custom IC Design

By gsciller

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13890 views
Discussion

Licensing problem for QRC extraction

Category: Custom IC Design

By wighou

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 14759 views
Discussion

Assigning a Net Name to a Layer for LVS/RCX

Category: Custom IC Design

By LanceT

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 3588 views
Discussion

Layout cell checked out warnings because of rulers.

Category: Custom IC Design

By fun4skilled

$usertype
•
updated over 12 years ago by Andrew Beckett

4 replies • 14622 views
Discussion

How to get the windowId?

Category: Custom IC Design

By Siddique baig

$usertype
•
updated over 12 years ago by Siddique baig

2 replies • 18786 views
Discussion

AMS Simulator support for SystemVerilog Math Functions

Category: Custom IC Design

By gintel

$usertype
•
updated over 12 years ago by gintel

2 replies • 16359 views
Discussion

Loosening tolerance on a subcircuit basis

Category: Custom IC Design

By swdesigner

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13734 views
Discussion

Referencing symbols with buses during SpiceIn

Category: Custom IC Design

By brianzimmer

$usertype
•
started over 12 years ago

0 replies • 13811 views
Discussion

Information on dc_pivot_check option

Category: Custom IC Design

By Dmitry Babin

$usertype
•
updated over 12 years ago by Dmitry Babin

4 replies • 25004 views
Discussion

How do I get ADEXL to update and fill in missing MonteCarlo trials that failed to converge?

Category: Custom IC Design

By billnxp

$usertype
•
started over 12 years ago

0 replies • 13724 views
Discussion

Pin mismatch between schematic and symbol in Virtuoso

Category: Custom IC Design

By asta51

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16515 views
Discussion

Spectre (aps) simulation with extracted R only netlist

Category: Custom IC Design

By Sausage

$usertype
•
updated over 12 years ago by Frank Wiedmann

1 replies • 14081 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.