Custom IC Design

Latest Posts

Discussion

LayoutXL creating auto connectivity of custom cell

Category: Custom IC Design

By MattTseng

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 9596 views
Discussion

Layout Cannot Show PDK Instance Graph

Category: Custom IC Design

By ovicovic

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10881 views
Discussion

About finding the cellname of .oa files

Category: Custom IC Design

By lingtao jiang

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8778 views
Discussion

Re: command line to select psf directory to allow DC annotation on schematic

Category: Custom IC Design

By slim15

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9113 views
Discussion

Installscape stops downloading

Category: Custom IC Design

By a2tech

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8663 views
Discussion

VerilogA SR Latch with digital output

Category: Custom IC Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 10769 views
Discussion

name of nets inside deepprobe

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

2 replies • 11367 views
Discussion

how to section comment in a DSPF file

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

2 replies • 12015 views
Discussion

How to stop Ocean script from UINX

Category: Custom IC Design

By mgkang

$usertype
•
updated over 3 years ago by mgkang

2 replies • 9449 views
Discussion

schematic vs symbol pinorder.

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

5 replies • 12972 views
Discussion

Can't get results from a PAC sim

Category: Custom IC Design

By forXTer

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 3046 views
Discussion

How to obtain Discrete-Time (DT) response from a switched-cap (SC) circuit (integrator)?

Category: Custom IC Design

By bernd2700

$usertype
•
updated over 3 years ago by Frank Wiedmann

52 replies • 35671 views
Discussion

Plot all digital traces in one subwindow

Category: Custom IC Design

By LuighiV

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 12246 views
Discussion

Assembler: possible to re-evaluate only results yielding "eval err" right after simulation?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 3 years ago by dontpanic

2 replies • 3851 views
Discussion

Maestro Expression Migration Problem

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 3 years ago by Kevin Buck

3 replies • 10188 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.