Custom IC Design

Latest Posts

Discussion

How to open Cadence 6.15 using AMS CMOS 0.35um design kit

Category: Custom IC Design

By UUinfini

$usertype
•
updated over 8 years ago by uschi

1 replies • 14259 views
Discussion

Body Connection for 18nm process finfet

Category: Custom IC Design

By myjan

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14345 views
Discussion

How to generate warning messages for transient analysis?

Category: Custom IC Design

By AnnaS

$usertype
•
updated over 8 years ago by Andrew Beckett

11 replies • 23235 views
Discussion

n-tones sine wave

Category: Custom IC Design

By AllenD

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 15822 views
Discussion

Incisive Digital Design Workflow

Category: Custom IC Design

By dpalomeq

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14109 views
Discussion

How to import values for a long list of design variables?

Category: Custom IC Design

By kevch9988

$usertype
•
updated over 8 years ago by Andrew Beckett

2 replies • 15508 views
Discussion

IC617 layout slow in VNC

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14597 views
Discussion

String variable as node name in mdl file?

Category: Custom IC Design

By ikara

$usertype
•
started over 8 years ago

0 replies • 13353 views
Discussion

Nested equations in ADEL

Category: Custom IC Design

By CorradoN

$usertype
•
updated over 8 years ago by drdanmc

2 replies • 15059 views
Discussion

Plot PM versus a swept parameter using parametric analysis

Category: Custom IC Design

By AmeliAmeli

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13862 views
Discussion

ADEXL parallel tests

Category: Custom IC Design

By manoharbn

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14939 views
Discussion

Pnoise analysis

Category: Custom IC Design

By Jithin

$usertype
•
updated over 8 years ago by Andrew Beckett

8 replies • 22877 views
Discussion

Invalid probe for a .measure statement where node also exist as port in one hierarchy above

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14009 views
Discussion

LVS shows "StampErrorMult" error

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 5901 views
Discussion

Simulation model for floating gate

Category: Custom IC Design

By farhan89

$usertype
•
updated over 8 years ago by paritoshs24

1 replies • 14653 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.