Custom IC Design

Latest Posts

Discussion

Requesting any reference to intelligent LVS issue debugging

Category: Custom IC Design

By saikatc

$usertype
•
updated over 8 years ago by saikatc

4 replies • 14703 views
Discussion

root raised cosine filter

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by EngrZM

2 replies • 15491 views
Discussion

Injecting a device into an existing net

Category: Custom IC Design

By ChrisEAS

$usertype
•
updated over 8 years ago by ChrisEAS

5 replies • 14472 views
Discussion

Annotate Transistor operating points

Category: Custom IC Design

By itos

$usertype
•
started over 8 years ago

0 replies • 15035 views
Discussion

Referencing a model, not a model instance

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by itos

12 replies • 21051 views
Discussion

auto sim with multiple dspf files for the same block

Category: Custom IC Design

By Karev11

$usertype
•
updated over 8 years ago by Karev11

7 replies • 16804 views
Discussion

How to stop blinking schematic net when its probed

Category: Custom IC Design

By GDCRA

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 17909 views
Discussion

ADE L Design variables from include files

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by itos

2 replies • 15032 views
Discussion

Buck Converter Design

Category: Custom IC Design

By Suprith

$usertype
•
started over 8 years ago

0 replies • 14597 views
Discussion

Changing the FET model parameters dynamically during Transient Simulation

Category: Custom IC Design

By Quantum7

$usertype
•
updated over 8 years ago by Andrew Beckett

8 replies • 17706 views
Discussion

Nonlinearity Separation

Category: Custom IC Design

By itos

$usertype
•
updated over 8 years ago by Frank Wiedmann

9 replies • 19997 views
Discussion

Current Mirror Output resistance waveform

Category: Custom IC Design

By frasheed

$usertype
•
updated over 8 years ago by reyan

3 replies • 17305 views
Discussion

Access design variables from Verilog-A file

Category: Custom IC Design

By tobiasedstrom

$usertype
•
updated over 8 years ago by tobiasedstrom

1 replies • 17449 views
Discussion

QRC with dspf output view: no library cells in the instance section of the created dspf file

Category: Custom IC Design

By DinaK

$usertype
•
started over 8 years ago

0 replies • 16160 views
Discussion

ocean scripting

Category: Custom IC Design

By AmeliAmeli

$usertype
•
started over 8 years ago

0 replies • 13408 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.