Custom IC Design

Latest Posts

Discussion

design kit old links and VPCD software

Category: Custom IC Design

By rockyicer

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14015 views
Discussion

How can I get the comprehensible parameters from model parameters?

Category: Custom IC Design

By rockyicer

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15250 views
Discussion

Hierarchy Editor - Change library

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 9 years ago by TerryL

4 replies • 5580 views
Discussion

layout xl automatic routing of the gate

Category: Custom IC Design

By nicola91it

$usertype
•
updated over 9 years ago by nicola91it

2 replies • 14528 views
Discussion

Making inductor with Cadence layout editor

Category: Custom IC Design

By ATA17

$usertype
•
updated over 9 years ago by Andrew Beckett

2 replies • 17593 views
Discussion

troubles setting default layout-XL pin label text style

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 9 years ago by drdanmc

2 replies • 15715 views
Discussion

How to Denote Swept Design Variables in Calculator

Category: Custom IC Design

By MarcoL

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 4122 views
Discussion

How to dc sweep Vth

Category: Custom IC Design

By CorradoN

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15392 views
Discussion

design variable & screen scrolling issues

Category: Custom IC Design

By ariel3

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 678 views
Discussion

How to change the mode of "Significant Digits" in VertMarker from "Auto" to "Manual" in .cdsenv?

Category: Custom IC Design

By tedaluobo

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 1870 views
Discussion

Schematic porting from one technology to other

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 9 years ago by anandmohan

2 replies • 17837 views
Discussion

Enhancing the status toolbar.

Category: Custom IC Design

By GirishRK

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14094 views
Discussion

PVS-QRC flow and QRC_Advanced_Modeling licence

Category: Custom IC Design

By jdimov

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 17659 views
Discussion

ncverilog generate verilog netlist from schmatic

Category: Custom IC Design

By chqian

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 17148 views
Discussion

can not generate functional view using nc-verilog

Category: Custom IC Design

By chqian

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15171 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.