• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Cadence IC5.141 with NCSU design kit 1.2 or 1.5

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13643 views
  • Discussion

    how does hiCreateInst work for pcells?

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 14096 views
  • Discussion

    leiHiCopy ?

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13154 views
  • Discussion

    Error while extracting layout.

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 14843 views
  • Discussion

    LVS and "selfmade" mosfet layout in VXL

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 7004 views
  • Discussion

    Porting systems (layout) from one technology to another ?

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13153 views
  • Discussion

    How to use vcvsp with multiple inputs

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 15369 views
  • Discussion

    Defining Spacing Rules inside the technology file

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13581 views
  • Discussion

    How to bind spectre netlist to symbol in schematic

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 16951 views
  • Discussion

    how inherit parameters (w, l and mi) of schematic to layout pcell?

    Category: Custom IC Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 14224 views
  • Discussion

    analog slogan contest

    Category: Custom IC Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12784 views
  • Discussion

    analog vs digital

    Category: Custom IC Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12717 views
  • Discussion

    test from Linda

    Category: Custom IC Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12600 views
  • Discussion

    Simulating an imported VHDL

    Category: Custom IC Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 16147 views
  • Discussion

    moving / displaying instance properties

    Category: Custom IC Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 15274 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information