Custom IC Design

Latest Posts

Discussion

layout XL extract cellviews in hierarchy?

Category: Custom IC Design

By yeh1

$usertype
•
started over 7 years ago

0 replies • 13546 views
Discussion

import spice net list created from calibre lvs tool

Category: Custom IC Design

By programzombie

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14353 views
Discussion

detecting process corner from within verilogA model

Category: Custom IC Design

By SoniaMK

$usertype
•
updated over 7 years ago by Saloni Chhabra

20 replies • 24207 views
Discussion

auCDL, question about ansCdlSubcktCall netlist procedure!

Category: Custom IC Design

By MedAn

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 15920 views
Discussion

Ocean command to access the result stored during Monte-carlo Simulation

Category: Custom IC Design

By Ishant Anand

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 15302 views
Discussion

Deleting multiple instances of a cell from Layout

Category: Custom IC Design

By kash022

$usertype
•
updated over 7 years ago by kash022

4 replies • 16619 views
Discussion

Schematic editor: how to change the color of the annotations?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 7 years ago by dontpanic

2 replies • 17042 views
Discussion

Plot Schematic Hierarchy into single file

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

3 replies • 15882 views
Discussion

Monte Carlo simulation results have difference even in ideal circuits

Category: Custom IC Design

By sam jiang

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13490 views
Discussion

How to add/configure new column in Monte Carlo result page (Summary & Yield), like Std Dev/mean

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 684 views
Discussion

How to write Monte Carlo file for FinFET?

Category: Custom IC Design

By Amin Zayed

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13369 views
Discussion

Reversing the contents of an expanded bus in VIVA

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 13885 views
Discussion

Documentation error for awvPlotWaveform function in Virtuoso Visualization and Analysis XL SKILL Reference manual

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 13571 views
Discussion

Simulation and PEX

Category: Custom IC Design

By AllenD

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15954 views
Discussion

RE: IBIS Version 6.1

Category: Custom IC Design

By kenambo

$usertype
•
started over 7 years ago

0 replies • 12878 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.