Custom IC Design

Latest Posts

Discussion

Virtuoso Layout Editor net highlighting

Category: Custom IC Design

By apple419

$usertype
•
updated over 9 years ago by apple419

2 replies • 16039 views
Discussion

test vector creation for ATE

Category: Custom IC Design

By apple419

$usertype
•
updated over 9 years ago by apple419

4 replies • 16892 views
Discussion

Abstract Generator: Terminals not accessible, off-grid pins

Category: Custom IC Design

By marten

$usertype
•
updated over 9 years ago by marten

1 replies • 14726 views
Discussion

middle-of-line (MOL) layers

Category: Custom IC Design

By vishnu4830

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13586 views
Discussion

Exporting values of resistances and currents to a text file

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13195 views
Discussion

Setting snap grid spacings

Category: Custom IC Design

By J Wilwert

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 22076 views
Discussion

IC61x vs ICADV12x

Category: Custom IC Design

By aceduke

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14813 views
Discussion

Incorrect device parameters (as, ad, ps, pd) extracted by calibre PEX

Category: Custom IC Design

By ntang

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14339 views
Discussion

diva extract set switches error

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

6 replies • 16401 views
Discussion

Problem after cdb2oa translation

Category: Custom IC Design

By DevB

$usertype
•
updated over 9 years ago by DevB

1 replies • 13339 views
Discussion

Verilog-A transition filter warning from spectre

Category: Custom IC Design

By CTDSM

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15597 views
Discussion

Problem with Calibre LVS_ IC6

Category: Custom IC Design

By tahm

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 3221 views
Discussion

Voltage out to next stage- cadence and verilogA

Category: Custom IC Design

By Nishtha Sharma

$usertype
•
started over 9 years ago

0 replies • 428 views
Discussion

spectre error (64bit/32bit) on linux

Category: Custom IC Design

By Karev11

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 4500 views
Discussion

Spectre: Possible to avoid "dangling node" removal when using "deepprobe" elements?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 9 years ago by dontpanic

2 replies • 4830 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.