Custom IC Design

Latest Posts

Discussion

[Solved] Cannot Direct Plot PAC Current (Even though it is saved in outputs!)

Category: Custom IC Design

By MahdiMohammadi
•
updated over 1 year ago by MahdiMohammadi

2 replies • 5573 views
Discussion

How to pop-up Log file of ADEXL/ADE Explorer once simulation

Category: Custom IC Design

By Binhngo1210
•
updated over 1 year ago by Binhngo1210

3 replies • 2343 views
Discussion

using different specs for Fresh and playback at the verifier

Category: Custom IC Design

By analog2
•
updated over 1 year ago by Andrew Beckett

1 replies • 4744 views
Discussion

How to view the output noise curve generated by a certain device or subcircuit in noise simulation？

Category: Custom IC Design

By zuiying
•
updated over 1 year ago by Andrew Beckett

4 replies • 5691 views
Discussion

Difference between PM frequency from stb and result fromcalculato？

Category: Custom IC Design

By zuiying
•
updated over 1 year ago by zuiying

5 replies • 5993 views
Discussion

Modgen not working with multiplier in RAK examples

Category: Custom IC Design

By Lahsiv902
•
updated over 1 year ago by Lahsiv902

1 replies • 4774 views
Discussion

How to measure current...

Category: Custom IC Design

By VIRAJ PANCHAL
•
updated over 1 year ago by VIRAJ PANCHAL

8 replies • 9151 views
Discussion

sideband in PNOISE vs harmonic in PSS

Category: Custom IC Design

By StanleyChe
•
updated over 1 year ago by StanleyChe

12 replies • 9571 views
Discussion

environment variable for "optimize single point run" in job policy netlisting

Category: Custom IC Design

By sjwprcker
•
updated over 1 year ago by Andrew Beckett

1 replies • 1444 views
Discussion

ADE/maestro: Define sweep for variables elegantly like we can do for parameters

Category: Custom IC Design

By StephanWeber
•
updated over 1 year ago by Andrew Beckett

1 replies • 1152 views
Discussion

How to remove label in layot

Category: Custom IC Design

By VIRAJ PANCHAL
•
updated over 1 year ago by VIRAJ PANCHAL

2 replies • 5700 views
Discussion

Import several pwl signals through one file? (need an real example)

Category: Custom IC Design

By Chungtest
•
started over 1 year ago

0 replies • 4279 views
Discussion

Input referred sampled pnoise

Category: Custom IC Design

By Matthew Love
•
updated over 1 year ago by ShawnLogan

3 replies • 5629 views
Discussion

Error using cds_innersrr

Category: Custom IC Design

By elic253
•
updated over 1 year ago by elic253

4 replies • 5485 views
Discussion

[Solved]Cannot open layout view due to stuck at "tsmcCdfFormInitCB"

Category: Custom IC Design

By yuh wang
•
started over 1 year ago

0 replies • 1389 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.