Custom IC Design

Latest Posts

Discussion

PCells not found for layout in Cadence Virtuoso using GF 12nm PDK

Category: Custom IC Design

By Saumeek
•
updated over 1 year ago by Andrew Beckett

1 replies • 4114 views
Discussion

expand combined libraries to tree view on start in LibraryManager

Category: Custom IC Design

By cato
•
updated over 1 year ago by cato

2 replies • 3486 views
Discussion

Why the electromagnetic solver not found?

Category: Custom IC Design

By Restart
•
updated over 1 year ago by Restart

1 replies • 3447 views
Discussion

Mixer Stability

Category: Custom IC Design

By TobyK
•
started over 1 year ago

0 replies • 3248 views
Discussion

How to set the stress conditions in a reliability analysis in ADE explorer?

Category: Custom IC Design

By unSkilled
•
updated over 1 year ago by JankoK

1 replies • 3889 views
Discussion

Library Manager - open terminal option on right clicking any cell or views

Category: Custom IC Design

By firebolt3
•
updated over 1 year ago by firebolt3

4 replies • 1906 views
Discussion

The so called "Virtuoso Layout Suite EXL"

Category: Custom IC Design

By Restart
•
updated over 1 year ago by Restart

8 replies • 3498 views
Discussion

output file i.e. tran.tran.tran as different name

Category: Custom IC Design

By Kashfi
•
updated over 1 year ago by Kashfi

2 replies • 3691 views
Discussion

Extract the list of devices used in the layout

Category: Custom IC Design

By Vishesh Gupta
•
updated over 1 year ago by Vishesh Gupta

2 replies • 3717 views
Discussion

Meaning of 1v in pmos_1v in gpdk045 library

Category: Custom IC Design

By APM
•
updated over 1 year ago by APM

3 replies • 4113 views
Discussion

Gate Operator Control Panel

Category: Custom IC Design

By shyam Bharvad
•
updated over 1 year ago by Andrew Beckett

1 replies • 3302 views
Discussion

Fetching the operating point of a transistor in VerilogA with "$simprobe" always returns 0

Category: Custom IC Design

By CroAndro
•
updated over 1 year ago by CroAndro

2 replies • 961 views
Discussion

Inherited terminal

Category: Custom IC Design

By Vishesh Gupta
•
updated over 1 year ago by Vishesh Gupta

4 replies • 5594 views
Discussion

Re-run Monte Carlo failures for Two-Step trim simulations

Category: Custom IC Design

By TempViator
•
updated over 1 year ago by TempViator

1 replies • 3834 views
Discussion

FATAL (SPECTRE-20): Illegal instruction: seems something wrong addressing S-parameter

Category: Custom IC Design

By RogerChen
•
updated over 1 year ago by RogerChen

2 replies • 4583 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.