• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Errors while running DRC

    Category: Custom IC Design

    By manavraina manavraina

    •

    updated over 16 years ago by Austin CAD Guy

    3 replies • 13902 views
  • Discussion

    cross talk effect

    Category: Custom IC Design

    By surajece01 surajece01

    •

    started over 16 years ago

    0 replies • 12762 views
  • Discussion

    AEL expression in CDF

    Category: Custom IC Design

    By hkutuk hkutuk

    •

    started over 16 years ago

    0 replies • 13690 views
  • Discussion

    how to set TMP directories in IUS6

    Category: Custom IC Design

    By alinalin alinalin

    •

    updated over 16 years ago by Bernd

    1 replies • 13263 views
  • Discussion

    MOS cap configurations and calculation

    Category: Custom IC Design

    By Renju R Thomas Renju R Thomas

    •

    started over 16 years ago

    0 replies • 12894 views
  • Discussion

    adding simulator views to a PDK (additional questions)

    Category: Custom IC Design

    By Aksl Aksl

    •

    started over 16 years ago

    0 replies • 12652 views
  • Discussion

    multi mode multi corner (MMMC) analysis

    Category: Custom IC Design

    By surajece01 surajece01

    •

    started over 16 years ago

    0 replies • 13787 views
  • Discussion

    Simulting Layout synthesized with SOC Encounter

    Category: Custom IC Design

    By Sirrius Sirrius

    •

    updated over 16 years ago by Sirrius

    1 replies • 13058 views
  • Discussion

    SOC Encounter: Problem with multiple clocks

    Category: Custom IC Design

    By Sirrius Sirrius

    •

    updated over 16 years ago by Sirrius

    2 replies • 13422 views
  • Discussion

    Simulating "streamed-in" gds files

    Category: Custom IC Design

    By Sirrius Sirrius

    •

    updated over 16 years ago by Sirrius

    2 replies • 1408 views
  • Discussion

    ADEXL Spec issue

    Category: Custom IC Design

    By threepwood threepwood

    •

    updated over 16 years ago by threepwood

    3 replies • 15067 views
  • Discussion

    IC6 VXL, is there "Choose Which Object To Use"

    Category: Custom IC Design

    By stuso stuso

    •

    updated over 16 years ago by donnad

    1 replies • 645 views
  • Discussion

    End Cap Cells

    Category: Custom IC Design

    By mujju433 mujju433

    •

    updated over 16 years ago by Austin CAD Guy

    1 replies • 14934 views
  • Discussion

    Encounter error "SITE FE_CORE not defined..."

    Category: Custom IC Design

    By UTDoug UTDoug

    •

    updated over 16 years ago by Austin CAD Guy

    1 replies • 617 views
  • Discussion

    cdb to open access translation

    Category: Custom IC Design

    By stuso stuso

    •

    updated over 16 years ago by Austin CAD Guy

    3 replies • 16250 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information