Custom IC Design

Latest Posts

Discussion

Non satisfying KCL equation for virtuoso simulation operating point

Category: Custom IC Design

By SMaxwell

$usertype
•
updated over 1 year ago by SMaxwell

15 replies • 10820 views
Discussion

Is there a way to set the net name as variable in a schematic?

Category: Custom IC Design

By grooo

$usertype
•
updated over 1 year ago by ShawnLogan

1 replies • 5276 views
Discussion

Is there any difference using Calibre and Spectre view to run simulation with parasitic?

Category: Custom IC Design

By Leo66

$usertype
•
updated over 2 years ago by Leo66

2 replies • 7942 views
Discussion

ParaViwe from EMX GUI 6.3 issue

Category: Custom IC Design

By NewScreenName

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6064 views
Discussion

Condition of using Create Maestro Plotting Template

Category: Custom IC Design

By SimbaG

$usertype
•
updated over 2 years ago by Andrew Beckett

8 replies • 7943 views
Discussion

OP annotation of expression that evaluates voltages of terminals' nets.

Category: Custom IC Design

By Denis NXP

$usertype
•
started over 2 years ago

0 replies • 537 views
Discussion

Unable to figure out the following error: "xmelab: *E,NOUNIT"

Category: Custom IC Design

By akaraguppi

$usertype
•
updated over 2 years ago by akaraguppi

1 replies • 2566 views
Discussion

Could not be opened for writing (Permission denied on library).

Category: Custom IC Design

By sanGup30

$usertype
•
started over 2 years ago

0 replies • 5724 views
Discussion

Print statement is being ignored by spectre

Category: Custom IC Design

By ho2020

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 5608 views
Discussion

Showing OP in ADE Explorer

Category: Custom IC Design

By ncallens

$usertype
•
updated over 2 years ago by ncallens

2 replies • 5797 views
Discussion

spectre netcap reporting with eng/sci notation

Category: Custom IC Design

By Zol

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 981 views
Discussion

Virtuoso Installation on RHEL 8

Category: Custom IC Design

By SwtNemesis

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 11678 views
Discussion

Conductance Matrix : Circuit solution

Category: Custom IC Design

By Saikiran IND

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 5471 views
Discussion

layout dependet effects in simulation

Category: Custom IC Design

By supriyo1985

$usertype
•
updated over 2 years ago by ShawnLogan

3 replies • 6751 views
Discussion

DRD error message meaning

Category: Custom IC Design

By Vishesh Gupta

$usertype
•
updated over 2 years ago by Vishesh Gupta

3 replies • 6375 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.