Custom IC Design

Latest Posts

Discussion

How do I select data set for Explorer->Direct Plot ?

Category: Custom IC Design

By BillH314
•
updated 6 months ago by BillH314

2 replies • 411 views
Discussion

Unbound Variable 'red' in ASCII Technology File

Category: Custom IC Design

By JJ202502261359
•
updated 6 months ago by Andrew Beckett

1 replies • 405 views
Discussion

Issue Adding New Layers to Tech ASCII File in Virtuoso 6.1.7

Category: Custom IC Design

By JJ202502261359
•
updated 6 months ago by JJ202502261359

2 replies • 1689 views
Discussion

ERROR (VACOMP-1070): Internal Compiling Error

Category: Custom IC Design

By USAAWA
•
updated 6 months ago by USAAWA

2 replies • 1723 views
Discussion

iPar error when used in CDF

Category: Custom IC Design

By JS20250120924
•
updated 6 months ago by JS20250120924

4 replies • 2044 views
Discussion

Verilog AMS simulation error

Category: Custom IC Design

By MS202502248626
•
updated 6 months ago by Andrew Beckett

1 replies • 1632 views
Discussion

Virtuoso Hierarchy Editor unable to find primitive resistor/capacitor/inductor

Category: Custom IC Design

By Nett
•
updated 6 months ago by Andrew Beckett

3 replies • 898 views
Discussion

transfer off maestro results history

Category: Custom IC Design

By VAIBHAV
•
started 6 months ago

0 replies • 1395 views
Discussion

Change presets for Export image in schematic entry

Category: Custom IC Design

By StephanWeber
•
updated 6 months ago by StephanWeber

2 replies • 1745 views
Discussion

How to Change Default "Model Library Setup" in ADE Assembler for All Users

Category: Custom IC Design

By baltaci
•
updated 6 months ago by Andrew Beckett

1 replies • 589 views
Discussion

how to get rid of eval error

Category: Custom IC Design

By Purbayan
•
updated 6 months ago by Andrew Beckett

1 replies • 1609 views
Discussion

how to set xvalue for sawpsweep function as a variable

Category: Custom IC Design

By Purbayan
•
started 6 months ago

0 replies • 1376 views
Discussion

ADE Assembler, parametric: (only) first simulation fails

Category: Custom IC Design

By Alessadnro
•
started 6 months ago

0 replies • 1755 views
Discussion

How can customize the expression rows in maestro to color code them?

Category: Custom IC Design

By Purbayan
•
updated 6 months ago by Purbayan

2 replies • 1659 views
Discussion

"DRC..." and "LVS..." fields are not available in the "Verify" tab on IC 23.1

Category: Custom IC Design

By MA202408239313
•
updated 6 months ago by Andrew Beckett

1 replies • 563 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.