Custom IC Design

Latest Posts

Discussion

input and output noise simulation with Spectre Noise analysis?

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 9 years ago by Andrew Beckett

8 replies • 30795 views
Discussion

Monte Carlo mismatch on certain instance hierarchy level with Verilog-A model

Category: Custom IC Design

By nthoangga

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14026 views
Discussion

Cell is not taking variable parameters

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 9 years ago by RFStuff

2 replies • 13974 views
Discussion

Poly to poly capacitor in 0.18 process ?

Category: Custom IC Design

By inessadm

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13825 views
Discussion

results browser in cadence visualization waveform tool

Category: Custom IC Design

By huadel

$usertype
•
updated over 9 years ago by Andrew Beckett

2 replies • 16336 views
Discussion

Error about extract CDF Parameters of CMOS into Layout

Category: Custom IC Design

By NGO TAN BINH

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13427 views
Discussion

Switching technology for spectre netlist (Finfet to planar CMOS)

Category: Custom IC Design

By Antouan

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13592 views
Discussion

Liberate driver waveform

Category: Custom IC Design

By kasula5

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13464 views
Discussion

ADE_XL active database for multiple sessions

Category: Custom IC Design

By jasongong

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 13763 views
Discussion

Cadence spectre save options are confusing

Category: Custom IC Design

By jasongong

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 23030 views
Discussion

on subharmonic injection VCO phase noise analysis setup

Category: Custom IC Design

By Ruixin

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14001 views
Discussion

Generate flattened Spectre netlist

Category: Custom IC Design

By ACLI

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16012 views
Discussion

Virtuoso: Symbol with adjustable ports count

Category: Custom IC Design

By Runner

$usertype
•
updated over 9 years ago by Runner

2 replies • 13920 views
Discussion

LEF file generation problem

Category: Custom IC Design

By Identical

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13817 views
Discussion

Porting layouts containing Fluid Guard Rings from IC 6.1.5 to IC 6.1.6

Category: Custom IC Design

By Simon C

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13476 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.