Custom IC Design

Latest Posts

Discussion

PEX

Category: Custom IC Design

By PCIC
•
updated over 4 years ago by PCIC

6 replies • 12362 views
Discussion

How to show missing Concurrent Menu on VLS-XL / VLS-GXL?

Category: Custom IC Design

By Tom Sawyer
•
updated over 4 years ago by Andrew Beckett

1 replies • 9711 views
Discussion

Amplifier bandwidth determination.

Category: Custom IC Design

By Ankur Chauhan
•
updated over 4 years ago by FormerMember

1 replies • 10674 views
Discussion

How I can simulate input current noise in Chopper Amplifier using PSS+PNOISE analysis?

Category: Custom IC Design

By sahand1400
•
updated over 4 years ago by sahand1400

4 replies • 6295 views
Discussion

Options to set Environment Variables with envSetVal

Category: Custom IC Design

By greywanderer
•
updated over 4 years ago by Andrew Beckett

4 replies • 17123 views
Discussion

How can I adjust time range of result?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by Andrew Beckett

1 replies • 10748 views
Discussion

How can I get raw data at Cadence virtuoso?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by Andrew Beckett

1 replies • 11201 views
Discussion

Explanation for sampled PXF analysis

Category: Custom IC Design

By david73
•
updated over 4 years ago by Andrew Beckett

4 replies • 18997 views
Discussion

Import spice netlist to schematic, problem with "netset" property

Category: Custom IC Design

By Fabrizio Mannozzi
•
updated over 4 years ago by Fabrizio Mannozzi

1 replies • 3049 views
Discussion

What is the difference between id and ids of a MOS operating parameter

Category: Custom IC Design

By RFStuff
•
updated over 4 years ago by Andrew Beckett

4 replies • 18118 views
Discussion

Spectre : Invalid component name was given as value of parameter

Category: Custom IC Design

By kevin998x
•
updated over 4 years ago by Andrew Beckett

6 replies • 14798 views
Discussion

Why Kirchhoff's Current Law is not satisfied at my circuit?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by yysunj

14 replies • 6574 views
Discussion

PAC simulation issue, "No valid time points are specified"

Category: Custom IC Design

By venkmanbuster
•
updated over 4 years ago by Andrew Beckett

4 replies • 2013 views
Discussion

LVS and QRC in higher hierarchical layout design level

Category: Custom IC Design

By Senan
•
started over 4 years ago

0 replies • 9809 views
Discussion

Difference between "Extract Layout" and "Update" in Cadence Virtuoso Layout tools

Category: Custom IC Design

By Senan
•
updated over 4 years ago by Senan

4 replies • 2279 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.