Custom IC Design

Latest Posts

Discussion

Removing Redundant Sweep Variable in ViVa/Calculator

Category: Custom IC Design

By sgcad
•
started over 2 years ago

0 replies • 676 views
Discussion

Difference between Array Via Spacing and Via Merging

Category: Custom IC Design

By saurabh96
•
updated over 2 years ago by Andrew Beckett

1 replies • 6837 views
Discussion

ADE Assembler: Global Variable Sweeps vs. Corner Sweeps, Practicality and Philosophy?

Category: Custom IC Design

By TempViator
•
started over 2 years ago

0 replies • 6473 views
Discussion

Spectre X: is "noisefmax" treated differently in the various accuracy modes?

Category: Custom IC Design

By dontpanic
•
updated over 2 years ago by ShawnLogan

2 replies • 1919 views
Discussion

How to changeDPUPERUU

Category: Custom IC Design

By Sutlieff
•
updated over 2 years ago by Sutlieff

1 replies • 7257 views
Discussion

Monte Carlo Mismatch Operating Region Discrepancy

Category: Custom IC Design

By illaoi
•
updated over 2 years ago by illaoi

10 replies • 9858 views
Discussion

LVS - not compared, number of port 0 in layout

Category: Custom IC Design

By ISHITA AGGARWAL
•
updated over 2 years ago by Andrew Beckett

3 replies • 2719 views
Discussion

calibreview lack all nets which connect with res and cap

Category: Custom IC Design

By dogman4
•
updated over 2 years ago by dogman4

2 replies • 7496 views
Discussion

Equivalent Noise Charge (ENC) Calculation of a Charge Sensitive Amplifier in Cadence Virtuoso

Category: Custom IC Design

By Hamzarfcs2
•
updated over 2 years ago by ebecheto

3 replies • 8269 views
Discussion

Saving output bus in ADE Explorer

Category: Custom IC Design

By Senan
•
updated over 2 years ago by Senan

2 replies • 8129 views
Discussion

Light version of virtuoso

Category: Custom IC Design

By nrk1
•
updated over 2 years ago by Andrew Beckett

1 replies • 7223 views
Discussion

How can I highlight Mosfets in subthreshold

Category: Custom IC Design

By mxm14
•
updated over 2 years ago by Andrew Beckett

3 replies • 7690 views
Discussion

Re: Force Explorer/Maestro to refresh DC operating voltages for annotation on schematic

Category: Custom IC Design

By slim15
•
updated over 2 years ago by Andrew Beckett

2 replies • 2346 views
Discussion

Config simulation-Netlist generation failed

Category: Custom IC Design

By Yongqi Hu
•
updated over 2 years ago by Andrew Beckett

11 replies • 15361 views
Discussion

Can I Undo my changes after i save the schematic in Virtuoso?

Category: Custom IC Design

By mxm14
•
updated over 2 years ago by Andrew Beckett

1 replies • 8377 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.