Custom IC Design

Latest Posts

Discussion

Import Synthesized Verilog Netlist to Virtuoso

Category: Custom IC Design

By gnaw

$usertype
•
started over 11 years ago

0 replies • 14478 views
Discussion

resources for beginners with regards to analog layout automation for cadence virtuoso

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14291 views
Discussion

Annoying message about OS compatibility and SKILL problem

Category: Custom IC Design

By Kovinko

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 16395 views
Discussion

cds_thru unbound

Category: Custom IC Design

By csst

$usertype
•
updated over 11 years ago by Andrew Beckett

6 replies • 22629 views
Discussion

Monte Carlo simulation takes 3x longer than corner sim

Category: Custom IC Design

By kxlux

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14390 views
Discussion

How does spectre read the value of each parameter from the spice model file.

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14565 views
Discussion

include a model files for nmos and pmos into virtuoso

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by Andrew Beckett

7 replies • 30241 views
Discussion

Creating Parametrized Symbol

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 15167 views
Discussion

Skill to change Via

Category: Custom IC Design

By KarthikJaiho

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14887 views
Discussion

options to get commands in layout virtuoso ic615

Category: Custom IC Design

By vijayrajR15

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14999 views
Discussion

Need skill codes for Cadence layout XL customizations

Category: Custom IC Design

By Faizan Latif

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14509 views
Discussion

dataAuditErrors in standard cells' layout

Category: Custom IC Design

By csst

$usertype
•
updated over 11 years ago by csst

1 replies • 6326 views
Discussion

calculating falltime of output waveform

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by auto dipper

2 replies • 15969 views
Discussion

Passing multiply parameter (m) into cdl netlist in cell level through cdf parameter edit in symbol.

Category: Custom IC Design

By Pratap K Das

$usertype
•
started over 11 years ago

0 replies • 14614 views
Discussion

Simulation parameters and tolerances

Category: Custom IC Design

By auto dipper

$usertype
•
updated over 11 years ago by auto dipper

2 replies • 15273 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.