Custom IC Design

Latest Posts

Discussion

Force virtuoso (Layout XL) to NOT create warning markers in design

Category: Custom IC Design

By CSCNalu

$usertype
•
updated 11 months ago by RobMan

2 replies • 3781 views
Discussion

Characterization of Full adder that use transmission gates using liberate

Category: Custom IC Design

By TM20240913386

$usertype
•
updated 11 months ago by TM20240913386

1 replies • 2989 views
Discussion

error when generating snp files from a variable

Category: Custom IC Design

By TommasoF

$usertype
•
updated 11 months ago by TommasoF

3 replies • 3157 views
Discussion

ddt VerilogA usage

Category: Custom IC Design

By AndreaD

$usertype
•
started 11 months ago

0 replies • 2694 views
Discussion

Display Resource Editor: Different Colors for Schematic and Layout Axis

Category: Custom IC Design

By sgcad

$usertype
•
updated 11 months ago by sgcad

3 replies • 3886 views
Discussion

Quantus not running an returning error with no description

Category: Custom IC Design

By Awab

$usertype
•
updated 11 months ago by ConradJ

1 replies • 3971 views
Discussion

How to get maximum value of s11 Trace

Category: Custom IC Design

By NS202408066722

$usertype
•
updated 11 months ago by NS202408066722

2 replies • 2923 views
Discussion

Author and library name in sheet border

Category: Custom IC Design

By DomiHammerfall

$usertype
•
updated 11 months ago by DomiHammerfall

2 replies • 3315 views
Discussion

Error using probe terminal for dspf stb analysis

Category: Custom IC Design

By unSkilled

$usertype
•
updated 11 months ago by Andrew Beckett

1 replies • 3513 views
Discussion

Change code in veriloga view from external program

Category: Custom IC Design

By mikewu999

$usertype
•
updated 11 months ago by Andrew Beckett

1 replies • 2797 views
Discussion

Verilog-A: Can I ignore WARNING (VACOMP-1047)

Category: Custom IC Design

By mikewu999

$usertype
•
updated 11 months ago by Andrew Beckett

1 replies • 3062 views
Discussion

Transient Simulation waveform abnormal

Category: Custom IC Design

By SkkyLee

$usertype
•
updated 11 months ago by hayess

1 replies • 2900 views
Discussion

Xcelium/Simvision/xrun running very slow (waiting for SimVision/Verisium Debug to connect...)

Category: Custom IC Design

By MT202407295352

$usertype
•
started 11 months ago

0 replies • 1063 views
Discussion

How to use PSpice library in Virtuoso/Spectre?

Category: Custom IC Design

By Jason Lee

$usertype
•
started 11 months ago

0 replies • 505 views
Discussion

How can I place stacked vias with the size exact same cut width without metals around?

Category: Custom IC Design

By TzuYun Chang

$usertype
•
updated 11 months ago by TzuYun Chang

2 replies • 3002 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.