Custom IC Design

Latest Posts

Discussion

Proper analysis about IMD(SMPTE) Simulation

Category: Custom IC Design

By mjlee

$usertype
•
started over 9 years ago

0 replies • 539 views
Discussion

Why transconductance gm exported from DC operating point is not same as dids/dvgs?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

2 replies • 3726 views
Discussion

Simulation Error in AMS sim. using remote-host

Category: Custom IC Design

By Jazzytown

$usertype
•
started over 9 years ago

0 replies • 14222 views
Discussion

cdf parameter is changed when using generate all from source

Category: Custom IC Design

By San

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13161 views
Discussion

test ordering in ocean-xl

Category: Custom IC Design

By danmc91

$usertype
•
started over 9 years ago

0 replies • 12930 views
Discussion

Why gm is not zero even when iDS is a constant DC current?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

9 replies • 18035 views
Discussion

How to create "extracted netlist file"

Category: Custom IC Design

By fatcat1206

$usertype
•
updated over 9 years ago by fatcat1206

2 replies • 4737 views
Discussion

Is there a way to plot BSIM model parameters in Cadence?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14461 views
Discussion

Power IR/EM

Category: Custom IC Design

By rafaelon

$usertype
•
started over 9 years ago

0 replies • 324 views
Discussion

Fast transient simulation of steady state

Category: Custom IC Design

By itos

$usertype
•
started over 9 years ago

0 replies • 13593 views
Discussion

ASSURA lvs problem

Category: Custom IC Design

By Hianna

$usertype
•
updated over 9 years ago by Mehdi Nasr

2 replies • 14352 views
Discussion

Post layout simulation error in 45nm technology

Category: Custom IC Design

By akchetana

$usertype
•
started over 9 years ago

0 replies • 13021 views
Discussion

Speed up virtuoso layout editor

Category: Custom IC Design

By RVERP

$usertype
•
updated over 9 years ago by Quek

1 replies • 13828 views
Discussion

ADEXL simulation results get mixed up

Category: Custom IC Design

By Litstbl

$usertype
•
started over 9 years ago

0 replies • 12727 views
Discussion

Cannot plot Phase Noise following PSS (Harmonic Balance) + Pnoise

Category: Custom IC Design

By nbyrne

$usertype
•
updated over 9 years ago by nbyrne

2 replies • 14236 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.