Digital Implementation

Latest Posts

Discussion

Power Stripe - Power Via Generation in Encounter

Category: Digital Implementation

By bsparkma

$usertype
•
updated over 12 years ago by Kari

1 replies • 2518 views
Discussion

CTS and Routing

Category: Digital Implementation

By amythpai

$usertype
•
updated over 12 years ago by Kari

1 replies • 14898 views
Discussion

Minstep violation and Minhole violation

Category: Digital Implementation

By amythpai

$usertype
•
updated over 12 years ago by Kari

1 replies • 14663 views
Discussion

Sliced P&R

Category: Digital Implementation

By Aram Shahinyan

$usertype
•
updated over 12 years ago by Kari

1 replies • 780 views
Discussion

net_delay calculation

Category: Digital Implementation

By archive

$usertype
•
updated over 12 years ago by Kari

1 replies • 13329 views
Discussion

dbGet query inst/term driver

Category: Digital Implementation

By fitz

$usertype
•
updated over 12 years ago by fitz

2 replies • 2855 views
Discussion

Clock Tree Synthesis Through Narrow Corridors

Category: Digital Implementation

By dfick

$usertype
•
updated over 12 years ago by fitz

2 replies • 13454 views
Discussion

Encounter Test: write a pin assigment file

Category: Digital Implementation

By oalpago

$usertype
•
updated over 12 years ago by Srikanth Y

3 replies • 16010 views
Discussion

create placement blockage for instance list

Category: Digital Implementation

By Emil M

$usertype
•
updated over 12 years ago by fitz

3 replies • 17906 views
Discussion

Negative Insertion Delay

Category: Digital Implementation

By Shuklaspeak

$usertype
•
started over 12 years ago

0 replies • 15579 views
Discussion

RTL Import to Encounter in VHDL

Category: Digital Implementation

By Kabal

$usertype
•
updated over 12 years ago by grasshopper

1 replies • 13562 views
Discussion

id problem cells with verifyGeometry

Category: Digital Implementation

By gundicad

$usertype
•
updated over 12 years ago by gundicad

2 replies • 13782 views
Discussion

multiple pins in the same net (cds_thru layout synthesis)

Category: Digital Implementation

By FrancescMoll

$usertype
•
updated over 12 years ago by fitz

1 replies • 16783 views
Discussion

Combinational loop reported by RTL compiler

Category: Digital Implementation

By chinmay123

$usertype
•
started over 12 years ago

0 replies • 15682 views
Discussion

VerifyGeometry not parsing all the sub area

Category: Digital Implementation

By AnandThibbaiah

$usertype
•
updated over 12 years ago by wally1

3 replies • 13999 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.