• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    non-clock tree cells on clock tree paths

    Category: Digital Implementation

    By chris06

    •

    updated over 12 years ago by chris06

    2 replies • 17499 views
  • Discussion

    Invalid pointer while sourcing a file in EDI

    Category: Digital Implementation

    By Rishav Jain

    •

    started over 12 years ago

    0 replies • 14301 views
  • Discussion

    Pspice netlist to schematic conversion

    Category: Digital Implementation

    By rajrevanth61

    •

    started over 12 years ago

    0 replies • 14724 views
  • Discussion

    Problem with sram read operation pspice netlist

    Category: Digital Implementation

    By rajrevanth61

    •

    updated over 12 years ago by oldmouldy

    1 replies • 15257 views
  • Discussion

    how do I design a Configurable logic block of fpga in pspice?

    Category: Digital Implementation

    By rajrevanth61

    •

    started over 12 years ago

    0 replies • 14437 views
  • Discussion

    License

    Category: Digital Implementation

    By iullah

    •

    updated over 12 years ago by fitz

    1 replies • 14746 views
  • Discussion

    ORPSIM-15141 after including model from ICA

    Category: Digital Implementation

    By Falessio

    •

    updated over 12 years ago by Falessio

    2 replies • 16321 views
  • Discussion

    Clock multiplexer SDC

    Category: Digital Implementation

    By kmar

    •

    started over 12 years ago

    0 replies • 16701 views
  • Discussion

    How Can I generate a CL file (power grid library)

    Category: Digital Implementation

    By Mahdad

    •

    updated over 12 years ago by Kari

    2 replies • 18447 views
  • Discussion

    Importing encounter created GDSII file in virtuoso 6.1.5

    Category: Digital Implementation

    By jagadishdn

    •

    updated over 12 years ago by Kari

    3 replies • 17566 views
  • Discussion

    SOC Encounter :: LEF File load Failed

    Category: Digital Implementation

    By Sohaib Qazi

    •

    updated over 12 years ago by Farshad78

    13 replies • 23884 views
  • Discussion

    Voltage storm libgen

    Category: Digital Implementation

    By Moongon

    •

    updated over 12 years ago by Kari

    5 replies • 17207 views
  • Discussion

    Some confusion about "setAnalysisMode" command

    Category: Digital Implementation

    By BackerShu

    •

    started over 12 years ago

    0 replies • 2038 views
  • Discussion

    Tempus locks up

    Category: Digital Implementation

    By gundiCOS

    •

    started over 12 years ago

    0 replies • 14140 views
  • Discussion

    How to analyze bottleneck analysis in EDI

    Category: Digital Implementation

    By chiranjeevinai

    •

    started over 12 years ago

    0 replies • 14488 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information