Digital Implementation

Latest Posts

Discussion

TimeDesign In ETS

Category: Digital Implementation

By bharat kurra

$usertype
•
updated over 13 years ago by selvam27

1 replies • 14057 views
Discussion

sroute + open nets + warnings

Category: Digital Implementation

By dinac

$usertype
•
updated over 13 years ago by selvam27

1 replies • 15697 views
Discussion

how to fix post route clock gating setup violations.

Category: Digital Implementation

By ajeshar

$usertype
•
started over 13 years ago

0 replies • 14945 views
Discussion

How to clear connectivity error on special routes

Category: Digital Implementation

By vimalraj

$usertype
•
updated over 13 years ago by vimalraj

2 replies • 14483 views
Discussion

xtc

Category: Digital Implementation

By dinac

$usertype
•
started over 13 years ago

0 replies • 12872 views
Discussion

Hello. need some example scripts for floorplan. plz help

Category: Digital Implementation

By Thommandram

$usertype
•
updated over 13 years ago by vimalraj

1 replies • 13756 views
Discussion

ExcludedPin and UnSyncpin

Category: Digital Implementation

By girish babu

$usertype
•
started over 13 years ago

0 replies • 12969 views
Discussion

Special route "Error" in Encounter (error in Reading LEF technology)

Category: Digital Implementation

By QQEDA

$usertype
•
updated over 13 years ago by QQEDA

2 replies • 1145 views
Discussion

how to change net names of a wire?

Category: Digital Implementation

By anil chatrathi

$usertype
•
updated over 13 years ago by anil chatrathi

1 replies • 21312 views
Discussion

Power Breakdown (sequential, combinational, I/O) report for hierarichal design

Category: Digital Implementation

By AliShami

$usertype
•
started over 13 years ago

0 replies • 652 views
Discussion

Creating a netlist in Orcad 16.0

Category: Digital Implementation

By Elixz

$usertype
•
updated over 13 years ago by Elixz

1 replies • 13219 views
Discussion

cadence encounter flow

Category: Digital Implementation

By shakun

$usertype
•
updated over 13 years ago by shakun

6 replies • 15567 views
Discussion

dbgAutoCellFunction and RC scale factors

Category: Digital Implementation

By archive

$usertype
•
updated over 13 years ago by Kari

5 replies • 14624 views
Discussion

How characterize latches or flip-flops (create tlf file) using SignalStorm.

Category: Digital Implementation

By TiNat

$usertype
•
updated over 13 years ago by TiNat

1 replies • 5686 views
Discussion

delta slew/transition used for library setup time in SI

Category: Digital Implementation

By jkeefer

$usertype
•
started over 13 years ago

0 replies • 633 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.