Functional Verification

Latest Posts

Discussion

AMS Supply sensitivity in a text based testbench

Category: Functional Verification

By Amblikai
•
started over 11 years ago

0 replies • 14607 views
Discussion

simvision : print window functionality

Category: Functional Verification

By Rohan George
•
started over 11 years ago

0 replies • 13715 views
Discussion

OS signal 11(segmentation violation)

Category: Functional Verification

By bhaskarbhu
•
updated over 11 years ago by bhaskarbhu

2 replies • 1627 views
Discussion

SystemC ncelab error

Category: Functional Verification

By MJT45
•
updated over 11 years ago by muffi

3 replies • 16048 views
Discussion

What's the difference between -seed and -svseed in irun?

Category: Functional Verification

By archive
•
updated over 11 years ago by hannes

3 replies • 10761 views
Discussion

ICCR report generation issues for Multiple class instances

Category: Functional Verification

By Selvavinayak
•
started over 11 years ago

0 replies • 12770 views
Discussion

How to disable vr_axi checks

Category: Functional Verification

By deviprasada
•
updated over 11 years ago by StephenH

5 replies • 14957 views
Discussion

What's the difference between Incisive_Enterprise_Simulator and Incisive_HDL_Simulator?

Category: Functional Verification

By archive
•
updated over 11 years ago by StephenH

1 replies • 2414 views
Discussion

How to disable automatically-generated cross bins?

Category: Functional Verification

By archive
•
updated over 11 years ago by muffi

5 replies • 17786 views
Discussion

Communication between Verilog BFM and C-Based Verification bench

Category: Functional Verification

By Arun Nellur
•
updated over 11 years ago by StephenH

1 replies • 15085 views
Discussion

Using variables within range repetition expression in e

Category: Functional Verification

By myonlyscreen
•
updated over 11 years ago by myonlyscreen

2 replies • 13216 views
Discussion

UVM register Coverage collection

Category: Functional Verification

By Venkata Vinod
•
started over 11 years ago

0 replies • 15812 views
Discussion

One question about system verilog `__LINE__ define

Category: Functional Verification

By archive
•
started over 11 years ago

0 replies • 1774 views
Discussion

e testflow

Category: Functional Verification

By myonlyscreen
•
updated over 11 years ago by hannes

3 replies • 13767 views
Discussion

Is there any option like +ntb_random_seed in VCS for ncverilog?

Category: Functional Verification

By czh32689
•
updated over 11 years ago by nirvanaxlw

2 replies • 17173 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.