Functional Verification

Latest Posts

Discussion

Toggle, block, statement coverage... what else?

Category: Functional Verification

By GiuseppeDG

$usertype
•
updated over 12 years ago by tpylant

1 replies • 14148 views
Discussion

Coverage results over the time (RTL)

Category: Functional Verification

By GiuseppeDG

$usertype
•
updated over 12 years ago by pcarzola

3 replies • 14253 views
Discussion

SimVision - Source browser doesn't opens the source code

Category: Functional Verification

By affaqq

$usertype
•
updated over 12 years ago by Doug Koslow

1 replies • 3474 views
Discussion

problem with e linting with hal

Category: Functional Verification

By myonlyscreen

$usertype
•
updated over 12 years ago by hannes

3 replies • 16241 views
Discussion

need help in formal verification with IEV tool

Category: Functional Verification

By BharathECE

$usertype
•
updated over 12 years ago by StephenH

1 replies • 14027 views
Discussion

Multi-Language ml_uvm for e_sv

Category: Functional Verification

By Selvavinayak

$usertype
•
updated over 12 years ago by Selvavinayak

2 replies • 14531 views
Discussion

Specman error while running ENET VIP

Category: Functional Verification

By navi2582

$usertype
•
updated over 12 years ago by Avi Farjoun

1 replies • 14977 views
Discussion

IFV assertion failure

Category: Functional Verification

By Kris4Rad

$usertype
•
updated over 12 years ago by StephenH

2 replies • 14420 views
Discussion

Calling a parameter of a module in TCL

Category: Functional Verification

By HarishDixit

$usertype
•
started over 12 years ago

0 replies • 13674 views
Discussion

Command Line argument for Simulate systemverilog DPI using ncverilog?

Category: Functional Verification

By Selvavinayak

$usertype
•
updated over 12 years ago by Selvavinayak

2 replies • 16419 views
Discussion

what does dont_use and dont_touch attributes mean

Category: Functional Verification

By kelly tan

$usertype
•
started over 12 years ago

0 replies • 14090 views
Discussion

Slow simulation caused by Assertions

Category: Functional Verification

By nwang

$usertype
•
updated over 12 years ago by tpylant

4 replies • 16997 views
Discussion

i am not getting rc timing delay values

Category: Functional Verification

By chinna492

$usertype
•
started over 12 years ago

0 replies • 13409 views
Discussion

Creating e Wrapper for system verilog code

Category: Functional Verification

By Selvavinayak

$usertype
•
updated over 12 years ago by Selvavinayak

2 replies • 17387 views
Discussion

how to update(backdoor) a register in rgm by address which have read only option.

Category: Functional Verification

By bhanukumar

$usertype
•
started over 12 years ago

0 replies • 723 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.