• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Adding automatic assertions in IFV?

    Category: Functional Verification

    By Buvna

    •

    updated over 13 years ago by BharathECE

    1 replies • 14755 views
  • Discussion

    Engine for IFV

    Category: Functional Verification

    By Buvna

    •

    updated over 13 years ago by Buvna

    3 replies • 15655 views
  • Discussion

    Bandgap voltage reference problems

    Category: Functional Verification

    By favero

    •

    updated over 13 years ago by banand

    1 replies • 15750 views
  • Discussion

    Passign commands to ncelab using irun

    Category: Functional Verification

    By Buvna

    •

    updated over 13 years ago by StephenH

    2 replies • 15510 views
  • Discussion

    Binding vhdl output ports and sv assertion module input ports in cadence simulator

    Category: Functional Verification

    By rajay

    •

    started over 13 years ago

    0 replies • 14509 views
  • Discussion

    Issue with merging coverage

    Category: Functional Verification

    By denniscwang

    •

    updated over 13 years ago by denniscwang

    1 replies • 16315 views
  • Discussion

    SOC connectivity check

    Category: Functional Verification

    By Buvna

    •

    updated over 13 years ago by ckomar

    1 replies • 14900 views
  • Discussion

    Getting vhdl constants in system verilog

    Category: Functional Verification

    By rajay

    •

    updated over 13 years ago by rajay

    2 replies • 16821 views
  • Discussion

    How to make eManager run in "parallel"

    Category: Functional Verification

    By Kobi Y

    •

    updated over 13 years ago by StephenH

    4 replies • 3931 views
  • Discussion

    uninitialized state elements

    Category: Functional Verification

    By BharathECE

    •

    updated over 13 years ago by ckomar

    1 replies • 15308 views
  • Discussion

    Create/Import Verilog-AMS Cell View

    Category: Functional Verification

    By Bayes

    •

    started over 13 years ago

    0 replies • 1319 views
  • Discussion

    DIVA LVS Problem After Installing Assura

    Category: Functional Verification

    By eame

    •

    updated over 13 years ago by eame

    1 replies • 14744 views
  • Discussion

    run IFV Xcheck property

    Category: Functional Verification

    By BharathECE

    •

    updated over 13 years ago by TAM1

    1 replies • 14728 views
  • Discussion

    IFV Dead code check fail

    Category: Functional Verification

    By BharathECE

    •

    updated over 13 years ago by ckomar

    1 replies • 14873 views
  • Discussion

    specman clock

    Category: Functional Verification

    By hellohi

    •

    updated over 13 years ago by hellohi

    3 replies • 16188 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information