Hardware/Software Co-Development, Verification and Integration

Latest Posts

Discussion

layout XL annoyance

Category: Hardware/Software Co-Development, Verification and Integration

By alpine

$usertype
•
started over 11 years ago

0 replies • 13339 views
Discussion

RMS jitter from eye diagram

Category: Hardware/Software Co-Development, Verification and Integration

By 34892

$usertype
•
started over 11 years ago

0 replies • 14123 views
Discussion

ViVA bus plot to full view plot

Category: Hardware/Software Co-Development, Verification and Integration

By 34892

$usertype
•
started over 11 years ago

0 replies • 13623 views
Discussion

Phantom Stage Problem (Pspice Design)

Category: Hardware/Software Co-Development, Verification and Integration

By Daniel P

$usertype
•
started over 11 years ago

0 replies • 13546 views
Discussion

Checking USB2 PHY via BIST

Category: Hardware/Software Co-Development, Verification and Integration

By Chronnos

$usertype
•
started over 11 years ago

0 replies • 13648 views
Discussion

CRT Flyback Transformer (LOPT) Simulation Model???

Category: Hardware/Software Co-Development, Verification and Integration

By Vignesh m93

$usertype
•
updated over 11 years ago by Alok Tripathi

1 replies • 15290 views
Discussion

cadence ifv tool:underlying verification methodology

Category: Hardware/Software Co-Development, Verification and Integration

By puchalapalli

$usertype
•
started over 11 years ago

0 replies • 727 views
Discussion

Pspice: keep plot settings

Category: Hardware/Software Co-Development, Verification and Integration

By FD00

$usertype
•
started over 11 years ago

0 replies • 14222 views
Discussion

Total capacitance

Category: Hardware/Software Co-Development, Verification and Integration

By gdallas

$usertype
•
updated over 11 years ago by gdallas

2 replies • 14487 views
Discussion

verilog testbench simulation

Category: Hardware/Software Co-Development, Verification and Integration

By sebgimi

$usertype
•
started over 11 years ago

0 replies • 14868 views
Discussion

how to add a stochastic noise to vsource

Category: Hardware/Software Co-Development, Verification and Integration

By smalldragon

$usertype
•
started over 11 years ago

0 replies • 13526 views
Discussion

veriloga spectre error

Category: Hardware/Software Co-Development, Verification and Integration

By Manikanta123

$usertype
•
updated over 11 years ago by Manikanta123

1 replies • 14626 views
Discussion

Generate spectre netlist from command line/script

Category: Hardware/Software Co-Development, Verification and Integration

By coco009

$usertype
•
updated over 12 years ago by crazysarik

7 replies • 8680 views
Discussion

signal order in simvision

Category: Hardware/Software Co-Development, Verification and Integration

By spark

$usertype
•
updated over 12 years ago by Doug Koslow

7 replies • 18319 views
Discussion

No Pspice template issue

Category: Hardware/Software Co-Development, Verification and Integration

By tt543

$usertype
•
updated over 12 years ago by fursys

10 replies • 22064 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.