Hardware/Software Co-Development, Verification and Integration

Latest Posts

Discussion

Posting Code to the Forums

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
started over 18 years ago

0 replies • 12588 views
Discussion

how can NC-SIM generate SAIF file

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

9 replies • 20980 views
Discussion

how to simulate ADC INL DNL with Cadence.

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 15538 views
Discussion

ncsc_env_check error

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 13452 views
Discussion

"High VIOLATION ON I WITH RESPECT TO CLK"

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 5952 views
Discussion

Problems with VPI

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

3 replies • 14988 views
Discussion

Problem Linking mixed vhdl-verilog env with specman

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 13226 views
Discussion

Post-Route Simulation does not give output for the first clock cycle Options

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
started over 18 years ago

0 replies • 12688 views
Discussion

Simulating multicycle paths on the Palladium

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 13822 views
Discussion

Memory utilization

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 13060 views
Discussion

Running the Incisive Unified Simulator on a MacBook

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

3 replies • 14215 views
Discussion

Help with FileStim16

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
started over 18 years ago

0 replies • 12618 views
Discussion

FPGA design from scratch

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
started over 18 years ago

0 replies • 13098 views
Discussion

adding ahdl parameters to schematic

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
started over 18 years ago

0 replies • 12769 views
Discussion

Is vector replay supported on Palladium?

Category: Hardware/Software Co-Development, Verification and Integration

By archive
•
updated over 18 years ago by archive

1 replies • 13434 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.