• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. An Mixed-Sim(spectreverilog) Error: Component name (cdsNet0...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 1350
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

An Mixed-Sim(spectreverilog) Error: Component name (cdsNet0) not declared

Lynn Lou
Lynn Lou over 11 years ago

Dear All,

I am trapped by a  spectreverilog error for sometime. I cannot do tran simulation, and in the output log, it says:

    Error! Component name (cdsNet0) not declared   [Verilog-CNNOD]

             "saveDefs", 6:  test.top.I0.cdsNet0

Could anyone help me out of this? Thank you in advance.

 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    From doing a bit of hunting around, I think this can happen if you use escaped names (e.g. \a ) in textual views.

    But hard to be sure without seeing your data. Maybe you can contact customer support?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Lynn Lou
    Lynn Lou over 11 years ago

    Hi Andrew,

    Thanks a lot for your reply.

    Would you please explain a bit more about "escaped names" ? Is it just a net name with a slash before it? You mean the symbol views when you mention about the "textual views"? It seems I did not use the escaped names in the Verilog codes, and the symbols are automatically generated.  

    Thank you very much.

     

    Best regards,

    Lynn 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    An escaped name is one with a backslash before it - it allows normally illegal characters to be used - the name is escaped up to the next space.

    A textual view is a view such as functional or behavioral (for example). It's a view which contains the text of some Verilog code. It is not the symbol.

    As I said, contacting customer support is the best avenue here. That will avoid having to guess what your problem is.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information