• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Default symbol name character limit

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 14359 views
  • Discussion

    Quick start Demos

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    3 replies • 13313 views
  • Discussion

    changing sublass

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12500 views
  • Discussion

    EBD file simulation

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 14132 views
  • Discussion

    i am new to SI

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12407 views
  • Discussion

    iml to spice

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 13031 views
  • Discussion

    Text font symbols

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    7 replies • 17312 views
  • Discussion

    Valor text Fonts

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12668 views
  • Discussion

    ghz simulation

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 12905 views
  • Discussion

    Masking vias not used as test points

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    4 replies • 13254 views
  • Discussion

    Verifying schedule

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12963 views
  • Discussion

    User defined Attributes

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    4 replies • 13567 views
  • Discussion

    How to compare a flatten schematic netlist to a hierarchy one

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12996 views
  • Discussion

    keepout question

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    3 replies • 13580 views
  • Discussion

    team design ( partitioning the design )

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12752 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information