• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    How to get the padstack's informations?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 1633 views
  • Discussion

    How to make use of design partition ?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13150 views
  • Discussion

    Simulation of 2 layer package substrate?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 12842 views
  • Discussion

    SI analysis report

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 12984 views
  • Discussion

    How to get the padstack's informations?

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 382 views
  • Discussion

    Fillet property for Clines in Allegro 15.5.1

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 12816 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 11937 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 11962 views
  • Discussion

    processor to L3_cache interface

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12435 views
  • Discussion

    No Xsection command in SPB157

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 14367 views
  • Discussion

    back annotation from allegro to orcad cis

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12587 views
  • Discussion

    custom measurement

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    6 replies • 14467 views
  • Discussion

    Translating a PADS Logic Schematic into OrCAD Capture

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 14133 views
  • Discussion

    DATA Line Termination match

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12530 views
  • Discussion

    Introducing your forum moderators, Randy Bye (rb), Charlie Davies and Carl Musetti

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12890 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information