• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    [help] about ConceptHDL signal name

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    8 replies • 16951 views
  • Discussion

    Routing not possible from pad in supply net

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13333 views
  • Discussion

    xnets

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13161 views
  • Discussion

    Routing signals under RJ45 connector

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13014 views
  • Discussion

    change body version on modify

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12769 views
  • Discussion

    dxf error

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13831 views
  • Discussion

    copy/paste of wiring from refernce design

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 4364 views
  • Discussion

    Series termination

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 14355 views
  • Discussion

    High speed DDR multi-tiered T routing

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 14954 views
  • Discussion

    Merging of .pkg and .ibs for virtex4

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12973 views
  • Discussion

    Error Generating Netlist ( Allegro Version 15.2 )

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    5 replies • 15353 views
  • Discussion

    illegally syacked vias

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12557 views
  • Discussion

    Cadence SiP 16.01: How to use virtual pin?

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12837 views
  • Discussion

    silk to resist check

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12669 views
  • Discussion

    silk to resist check

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12662 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information