• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    VCO: PSS and pnoise analysis and Numerical Errors

    Category: RF Design

    By rsrk rsrk

    •

    updated over 11 years ago by Tawna

    1 replies • 14024 views
  • Discussion

    RF Front end Receiver

    Category: RF Design

    By Kiran1507 Kiran1507

    •

    updated over 11 years ago by Tawna

    2 replies • 13979 views
  • Discussion

    RF Load Pull advice

    Category: RF Design

    By DeweyUSA DeweyUSA

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 14107 views
  • Discussion

    Passive switching mixer volatge conversion gain calculation and its varition with frequency

    Category: RF Design

    By lahsivece lahsivece

    •

    updated over 11 years ago by lahsivece

    14 replies • 23008 views
  • Discussion

    How to do LVS when there is an NPORT?

    Category: RF Design

    By HamidKhatibi HamidKhatibi

    •

    updated over 11 years ago by HamidKhatibi

    2 replies • 14590 views
  • Discussion

    STM065 536 Design Kit

    Category: RF Design

    By paderborn paderborn

    •

    updated over 11 years ago by paderborn

    2 replies • 13524 views
  • Discussion

    Jumpstart to Verilog-A language

    Category: RF Design

    By Alex Vasjanov Alex Vasjanov

    •

    updated over 11 years ago by Andrew Beckett

    3 replies • 19481 views
  • Discussion

    Export CSV data

    Category: RF Design

    By KentL KentL

    •

    updated over 11 years ago by KentL

    2 replies • 15297 views
  • Discussion

    Warnings during the use of Spectre

    Category: RF Design

    By Starry Starry

    •

    updated over 11 years ago by Duy Hien

    3 replies • 14521 views
  • Discussion

    memory error

    Category: RF Design

    By Andy Liu Andy Liu

    •

    updated over 11 years ago by Abhishek D

    10 replies • 18098 views
  • Discussion

    clarification on SOI FinFET

    Category: RF Design

    By venkateshjutur venkateshjutur

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 13127 views
  • Discussion

    Monte Carlo Problem with Swept PSS and PAC

    Category: RF Design

    By vjain83 vjain83

    •

    updated over 11 years ago by Andrew Beckett

    5 replies • 15114 views
  • Discussion

    cadence problem : IP3 and IM3 with PWL

    Category: RF Design

    By ninjaa ninjaa

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 14215 views
  • Discussion

    Plotting CMRR and PSRR in cadence virtuoso

    Category: RF Design

    By MicroShab MicroShab

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 26146 views
  • Discussion

    Inductor Layout

    Category: RF Design

    By Henrytqy Henrytqy

    •

    updated over 11 years ago by kousar

    8 replies • 19916 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information