RF Design

Latest Posts

Discussion

Noise figure simulation of LNA in presence of transient signals

Category: RF Design

By RP086

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15104 views
Discussion

Time Varying Noise - Whitepaper

Category: RF Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 2044 views
Discussion

Anyone knows about how much variable capacitance is present under how much control voltage for device 'nmoscap'?

Category: RF Design

By Alex Liao

$usertype
•
updated over 10 years ago by Alex Liao

2 replies • 1730 views
Discussion

Huge performance difference between using the ideal inductors and the non-ideal ones in RF circuit. Please help~

Category: RF Design

By Alex Liao

$usertype
•
updated over 10 years ago by FormerMember

3 replies • 15986 views
Discussion

How to use MOSFET as a switch to introduce a capacitor into a LC tank in VCO?

Category: RF Design

By Alex Liao

$usertype
•
updated over 10 years ago by FormerMember

18 replies • 28596 views
Discussion

RMS Jitter From Phase Noise

Category: RF Design

By strigois

$usertype
•
updated over 10 years ago by FormerMember

9 replies • 26077 views
Discussion

LVS error for inds

Category: RF Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14110 views
Discussion

understanding of frequency folding in Cadence pnoise set-up

Category: RF Design

By eeask

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 17827 views
Discussion

How to see the Devices/Instances contributing to the circuit Noise Figure in Pnoise analysis

Category: RF Design

By RFStuff

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 2326 views
Discussion

Verilog A module PSS analysis taking too much time

Category: RF Design

By duoertai

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14623 views
Discussion

To see the Noise of certain Instances in the Noise Summary during PSS/PNOISE analysis

Category: RF Design

By RFStuff

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 5512 views
Discussion

ASSURA RCX FAILS

Category: RF Design

By Sss19

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14910 views
Discussion

Error in simple schematic after including bondpads

Category: RF Design

By Sss19

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15006 views
Discussion

OpAmp Simulation in Cadence Spectre

Category: RF Design

By Shahnaf

$usertype
•
updated over 10 years ago by Andrew Beckett

22 replies • 31128 views
Discussion

Schmitt trigger without hidden states in VerilogA

Category: RF Design

By Clidre

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 16749 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.