RF Design

Latest Posts

Discussion

understanding of frequency folding in Cadence pnoise set-up

Category: RF Design

By eeask
•
updated over 10 years ago by Andrew Beckett

5 replies • 16686 views
Discussion

How to see the Devices/Instances contributing to the circuit Noise Figure in Pnoise analysis

Category: RF Design

By RFStuff
•
updated over 10 years ago by Andrew Beckett

3 replies • 2041 views
Discussion

Verilog A module PSS analysis taking too much time

Category: RF Design

By duoertai
•
updated over 10 years ago by Andrew Beckett

1 replies • 13882 views
Discussion

To see the Noise of certain Instances in the Noise Summary during PSS/PNOISE analysis

Category: RF Design

By RFStuff
•
updated over 10 years ago by Andrew Beckett

4 replies • 5124 views
Discussion

ASSURA RCX FAILS

Category: RF Design

By Sss19
•
updated over 10 years ago by Andrew Beckett

3 replies • 14029 views
Discussion

Error in simple schematic after including bondpads

Category: RF Design

By Sss19
•
updated over 10 years ago by Andrew Beckett

1 replies • 14205 views
Discussion

OpAmp Simulation in Cadence Spectre

Category: RF Design

By Shahnaf
•
updated over 10 years ago by Andrew Beckett

22 replies • 28770 views
Discussion

Schmitt trigger without hidden states in VerilogA

Category: RF Design

By Clidre
•
updated over 10 years ago by Andrew Beckett

2 replies • 15788 views
Discussion

About ports

Category: RF Design

By analogy
•
updated over 10 years ago by Andrew Beckett

3 replies • 15391 views
Discussion

Inductor Flattening

Category: RF Design

By analogy
•
updated over 10 years ago by Andrew Beckett

1 replies • 13438 views
Discussion

Large Signal Y-Parameter or S-parameter

Category: RF Design

By HamidKhatibi
•
updated over 10 years ago by HamidKhatibi

20 replies • 23438 views
Discussion

Changing a parameter in the PDK model file using Variable in ADE

Category: RF Design

By RFStuff
•
updated over 10 years ago by Andrew Beckett

3 replies • 14775 views
Discussion

oscillator jitter measurement(jc , jcc)

Category: RF Design

By analogdesign
•
updated over 10 years ago by FormerMember

3 replies • 8418 views
Discussion

Issues with Noise SUMMARY FORM in cadence-IC5141

Category: RF Design

By RFStuff
•
updated over 10 years ago by Andrew Beckett

3 replies • 13741 views
Discussion

How to UN-SELECT the noise contribution of a modeled instance with Verilog-A (.va) noise source in its model file

Category: RF Design

By RFStuff
•
updated over 10 years ago by RFStuff

4 replies • 13882 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.