• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    transient noise simulation of PLL

    Category: RF Design

    By ppvqa ppvqa

    •

    updated over 14 years ago by Ashish Patni

    1 replies • 14129 views
  • Discussion

    high performance simulation

    Category: RF Design

    By ppvqa ppvqa

    •

    updated over 14 years ago by ppvqa

    2 replies • 13441 views
  • Discussion

    layout error question...

    Category: RF Design

    By hwangjongil hwangjongil

    •

    updated over 14 years ago by tkhan

    1 replies • 12877 views
  • Discussion

    inductor q factor simulation?

    Category: RF Design

    By hwangjongil hwangjongil

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 15540 views
  • Discussion

    how to view sweep points on Smith chart

    Category: RF Design

    By dxt78 dxt78

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 13262 views
  • Discussion

    Threshold crossing problem in Pnoise jitter mode

    Category: RF Design

    By ycyang ycyang

    •

    started over 14 years ago

    0 replies • 13845 views
  • Discussion

    Input impedance measurement using sp analysis for 3 port Cfmom

    Category: RF Design

    By yayla yayla

    •

    updated over 14 years ago by yayla

    1 replies • 13458 views
  • Discussion

    problem with spectreRF

    Category: RF Design

    By abouzied abouzied

    •

    updated over 14 years ago by Andrew Beckett

    7 replies • 16100 views
  • Discussion

    Exporting .gds file from cadence

    Category: RF Design

    By nadroit nadroit

    •

    updated over 14 years ago by Andrew Beckett

    6 replies • 21587 views
  • Discussion

    Problem in LVS checkingin Layout

    Category: RF Design

    By Analog Design Analog Design

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 14702 views
  • Discussion

    About the parasitic reduction in Spectre Turbo mode

    Category: RF Design

    By ycyang ycyang

    •

    updated over 14 years ago by Andrew Beckett

    3 replies • 14713 views
  • Discussion

    Minimum beat frequency setting for PSS analysis to have smaller step size sweep in PAC,PXF

    Category: RF Design

    By RFQuery RFQuery

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 1931 views
  • Discussion

    How to simulate Bit error rate in High speed Comparators

    Category: RF Design

    By Samaneh Samaneh

    •

    started over 14 years ago

    0 replies • 12899 views
  • Discussion

    IBM45nm (SOI ) technology Gate resistance problem

    Category: RF Design

    By nadroit nadroit

    •

    started over 14 years ago

    0 replies • 12669 views
  • Discussion

    IC 614 installation issue

    Category: RF Design

    By FormerMember FormerMember

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 7375 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information