• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Triangle marker

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 14554 views
  • Discussion

    How to setup design rules for one chip?

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 12684 views
  • Discussion

    Allegro choice difference?

    Category: PCB Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12261 views
  • Discussion

    Highlight Dummy_Nets

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    4 replies • 13117 views
  • Discussion

    Package to package spacing

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    9 replies • 18583 views
  • Discussion

    VRM Parameters?

    Category: PCB Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12397 views
  • Discussion

    Allegro Design Workbench

    Category: PCB Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12031 views
  • Discussion

    Detailed Segment XTlk report contains intra Diff Pair Coupling

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 12553 views
  • Discussion

    Translating orcad footprint to allegro footprint without Transolb.exe

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    5 replies • 15465 views
  • Discussion

    How can load the bmp file to PCB?

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 12872 views
  • Discussion

    Best FTp for with greater speed for data download

    Category: PCB Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12179 views
  • Discussion

    Schematic Checking

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    3 replies • 12775 views
  • Discussion

    Problem with colors in Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 14267 views
  • Discussion

    Allegro PCB Performance Option (Allegro PCB Design L series only) on Windows Vista Home Basic Version.

    Category: PCB Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12522 views
  • Discussion

    what is the function of " Route_Clearance"?

    Category: PCB Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 5156 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information