• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Automatic Testpoint Generation

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 16 years ago by archive

    7 replies • 15242 views
  • Discussion

    Making a symbol from scrach

    Category: PCB Design

    By Dennis H

    $usertype

    •

    updated over 16 years ago by Dennis H

    15 replies • 18810 views
  • Discussion

    Simple question about analog behaviour modeling

    Category: PCB Design

    By Emmanuele

    $usertype

    •

    started over 16 years ago

    0 replies • 12478 views
  • Discussion

    generating a wave with Variable voltage n frequency using PSpice

    Category: PCB Design

    By MAAC

    $usertype

    •

    started over 16 years ago

    0 replies • 12747 views
  • Discussion

    Synchronizing DE HDL and part table file

    Category: PCB Design

    By ahmetozsoy

    $usertype

    •

    updated over 16 years ago by MAAC

    6 replies • 15737 views
  • Discussion

    DRC error Orcad Capture

    Category: PCB Design

    By JGeens

    $usertype

    •

    updated over 16 years ago by Shiv kumar

    1 replies • 16369 views
  • Discussion

    Defining Copper thickness

    Category: PCB Design

    By tltoth

    $usertype

    •

    updated over 16 years ago by redwire

    2 replies • 14668 views
  • Discussion

    Importing new schematic changes removed componets and moved RF traces.

    Category: PCB Design

    By Clark1502

    $usertype

    •

    updated over 16 years ago by redwire

    3 replies • 13154 views
  • Discussion

    proposal feedback ( shapes visibility )

    Category: PCB Design

    By ahmetozsoy

    $usertype

    •

    updated over 16 years ago by redwire

    3 replies • 13485 views
  • Discussion

    Updating constraint set in board file to schematic

    Category: PCB Design

    By girish

    $usertype

    •

    updated over 16 years ago by Khurana

    1 replies • 13809 views
  • Discussion

    Problem: Missing or invalid expression

    Category: PCB Design

    By Emmanuele

    $usertype

    •

    updated over 16 years ago by Khurana

    1 replies • 14687 views
  • Discussion

    Implementation of Verilog-AMS in AMS Simulator

    Category: PCB Design

    By Emmanuele

    $usertype

    •

    started over 16 years ago

    0 replies • 12957 views
  • Discussion

    soldermask-to-line constraint

    Category: PCB Design

    By ahmetozsoy

    $usertype

    •

    updated over 16 years ago by ahmetozsoy

    5 replies • 14207 views
  • Discussion

    Proper view of a package

    Category: PCB Design

    By C Shiva

    $usertype

    •

    updated over 16 years ago by girish

    2 replies • 13065 views
  • Discussion

    Verify Net schedule (daisy chain) using Constraint Manager

    Category: PCB Design

    By David G

    $usertype

    •

    updated over 16 years ago by David G

    1 replies • 13565 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information