• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Regarding making of library in allegro_design_entry_HDL?

    Category: PCB Design

    By VijayKK

    $usertype

    •

    updated over 6 years ago by VijayKK

    8 replies • 15041 views
  • Discussion

    Production-Standard General-Use Microcontrollers?

    Category: PCB Design

    By JonnyJobin

    $usertype

    •

    updated over 6 years ago by JonnyJobin

    3 replies • 13376 views
  • Discussion

    route keepin

    Category: PCB Design

    By masamasa

    $usertype

    •

    updated over 6 years ago by oldmouldy

    1 replies • 15137 views
  • Discussion

    Changing Line Width of a Trace in a Net without DRC Errors

    Category: PCB Design

    By TC2019

    $usertype

    •

    updated over 6 years ago by TC2019

    16 replies • 23898 views
  • Discussion

    find filter control

    Category: PCB Design

    By masamasa

    $usertype

    •

    updated over 6 years ago by Dale Peterson

    9 replies • 16194 views
  • Discussion

    Update net names and net groups in an existing design

    Category: PCB Design

    By FWang

    $usertype

    •

    updated over 6 years ago by oldmouldy

    1 replies • 15358 views
  • Discussion

    Regarding making of Layout from schematic in Allegro PCB Designer linux version 17.2?

    Category: PCB Design

    By VijayKK

    $usertype

    •

    updated over 6 years ago by VijayKK

    9 replies • 16083 views
  • Discussion

    VIA selection for Automatic Router

    Category: PCB Design

    By Magnetcore

    $usertype

    •

    updated over 6 years ago by Magnetcore

    4 replies • 13463 views
  • Discussion

    Netlist generation _Ocard -Allegro with diferent reference designator)

    Category: PCB Design

    By edd506

    $usertype

    •

    updated over 6 years ago by edd506

    2 replies • 1152 views
  • Discussion

    Planar Spiral Inductor Design Process

    Category: PCB Design

    By Decaf

    $usertype

    •

    updated over 6 years ago by excellon1

    17 replies • 28710 views
  • Discussion

    Replace Blind Via with Blind/Buried Stacked Via?

    Category: PCB Design

    By Tmills

    $usertype

    •

    updated over 6 years ago by Tmills

    6 replies • 5744 views
  • Discussion

    Creating Netlist Error

    Category: PCB Design

    By Jeff Sanmina

    $usertype

    •

    started over 6 years ago

    0 replies • 13082 views
  • Discussion

    DRC Error - SMD Pin to SMD Pin

    Category: PCB Design

    By TC2019

    $usertype

    •

    updated over 6 years ago by TC2019

    2 replies • 6105 views
  • Discussion

    Disable v17.2 Start Page

    Category: PCB Design

    By melview1

    $usertype

    •

    updated over 6 years ago by MrSpock

    9 replies • 23568 views
  • Discussion

    After updating the OrCAD CIP Server to v17.2.13.4 the server no longer starts.

    Category: PCB Design

    By KeithWSS

    $usertype

    •

    started over 6 years ago

    0 replies • 13965 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information