• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 25 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,188 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Design reuse and renumbering refdes

    Category: PCB Design

    By Joewi

    •

    updated over 17 years ago by Wild

    1 replies • 13438 views
  • Discussion

    OrCAD 16.0 Demo issue

    Category: PCB Design

    By tltoth

    •

    updated over 17 years ago by tltoth

    8 replies • 18250 views
  • Discussion

    How to match groups which are having Pin pairs

    Category: PCB Design

    By urcuterock

    •

    updated over 17 years ago by Khurana

    1 replies • 15002 views
  • Discussion

    Cuurent carrying capacity of via

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by ilaveini

    2 replies • 13648 views
  • Discussion

    Offsheet Connections

    Category: PCB Design

    By DanHHunter

    •

    updated over 17 years ago by Javinder

    2 replies • 13778 views
  • Discussion

    CIP-E Component Information Portal, Enterprise edition

    Category: PCB Design

    By bulldog

    •

    started over 17 years ago

    0 replies • 13352 views
  • Discussion

    Finding the pad size for regular and anti pads

    Category: Allegro X PCB Editor

    By mr wilson

    •

    updated over 17 years ago by eDave

    1 replies • 14128 views
  • Discussion

    Removing unconnected vias

    Category: PCB Design

    By mvonahnen

    •

    updated over 17 years ago by redwire

    1 replies • 13643 views
  • Discussion

    information regarding Skill coding

    Category: Allegro X PCB Editor

    By Prasanna

    •

    updated over 17 years ago by pcbgeorge

    2 replies • 13682 views
  • Discussion

    Delay tune option

    Category: PCB Design

    By Prasanna

    •

    updated over 17 years ago by BillZ

    6 replies • 15607 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information