• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 45 Points
    • 2
      steve
      steve 40 Points
    • 3
      oldmouldy
      oldmouldy 25 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    allegro export ICX error!!!! help!!!

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 13683 views
  • Discussion

    Negative artwork where autovoid ?! (allegro)

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 17781 views
  • Discussion

    Simulating with AC Coupling

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 16138 views
  • Discussion

    How to manage die capacitance in a stacked device in IBIS model?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 14705 views
  • Discussion

    IBIS Model Issue

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 17853 views
  • Discussion

    how can i use the boardmodel?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    11 replies • 17513 views
  • Discussion

    Slide Problem

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 16029 views
  • Discussion

    Package Extraction with Allegro Package SI: Is it Possible?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 13918 views
  • Discussion

    Add text file to allegro database

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 19 years ago by archive

    8 replies • 18873 views
  • Discussion

    test please ignore

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13006 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information