• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 45 Points
    • 2
      steve
      steve 40 Points
    • 3
      oldmouldy
      oldmouldy 25 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Mask to Mask DRC (stacked blind vias)

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 13756 views
  • Discussion

    Cannot create sub drawings

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 13966 views
  • Discussion

    export to IDF

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 14276 views
  • Discussion

    ALT SYM

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14180 views
  • Discussion

    Definition of Cut-off Frequency & How to use it correctly

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 3765 views
  • Discussion

    Import 2 *.brd files -- merge boards : allegro PCB editor

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 3280 views
  • Discussion

    the slot hole syntax in NCLegend file (Allegro)

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15602 views
  • Discussion

    What is the syntax for VIA_LIST net property?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 13348 views
  • Discussion

    Detecting Allegro database version

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14923 views
  • Discussion

    Looking for a 64 bit PCI brd symbol

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 13688 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information