• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Highlight or filter schematic parts based on User Defined Properties?

    Category: PCB Design

    By al158

    •

    updated over 15 years ago by redwire

    1 replies • 13802 views
  • Discussion

    Connecting to GND and VCC planes while routing

    Category: Allegro X PCB Editor

    By AKSHAYA

    •

    updated over 15 years ago by DrLightning

    7 replies • 21600 views
  • Discussion

    How to define Assembly_Top(bottom) classes for padstacks

    Category: PCB Design

    By Hoodwin

    •

    updated over 15 years ago by fxffxf

    5 replies • 2335 views
  • Discussion

    QFN in SiP Layout

    Category: Allegro X APD

    By sargein

    •

    started over 15 years ago

    0 replies • 5437 views
  • Discussion

    high speed design guidline??

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by Cadpro2K

    1 replies • 13960 views
  • Discussion

    schematic extension

    Category: PCB Design

    By rwetz

    •

    updated over 15 years ago by Cadpro2K

    1 replies • 17620 views
  • Discussion

    How to put board data in a *.osm file

    Category: PCB Design

    By purikku22

    •

    updated over 15 years ago by purikku22

    2 replies • 15457 views
  • Discussion

    Update Symbol offset

    Category: PCB Design

    By Nancie

    •

    updated over 15 years ago by Nancie

    3 replies • 14330 views
  • Discussion

    Text block mapping

    Category: PCB Design

    By tltoth

    •

    updated over 15 years ago by tltoth

    2 replies • 14752 views
  • Discussion

    SPB16.3 - Install Gotchas ?

    Category: PCB Design

    By dschaefer

    •

    updated over 15 years ago by Mashak

    2 replies • 922 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information